

CT2561

Bus Controller, Remote Terminal and BUS Monitor

FOR MIL-STD-1553B

Features

- Second Source Compatible to the BUS-65610
- 16MHz CT2565 Replacement
- RTU implements all dual redundant mode codes
- Selective mode code illegalization available
- 16 bit microprocessor compatibility
- BC checks status word for correct address and set flags
- RTU illegal mode codes externally selectable
- 16 bit µProcessor compatibility
- DMA handshaking for subsystem message transfers
- Continuous On-Line and Initiated Built-In-Test
- MIL-PRF-38534 compliant circuits available
- Packaging – Hermetic Metal
 - 78 Pin, 2.1" x 1.87" x .25" Plug-In type package
 - 82 Lead, 2.2" x 1.61" x .18" Flat package



General Description

The CT2561 is a 16 MHz single chip dual redundant MIL-STD-1553 Bus Controller (BC), Remote Terminal Unit (RTU) and Bus Monitor (MT). Packaged in a hybrid plug-in or flatpack, the CT2561 performs all the functions required to interface a MIL-STD-1553 dual redundant serial data bus such as ACT4487 and a subsystem parallel three-state data bus.

Using a single Aeroflex custom monolithic ASIC design, the CT2561 features pin-for-pin and functional CT2565 compatibility, user initiated self-test, and low power consumption.

Compatible with most microprocessors the CT2561 provides a 16bit three-state parallel data bus and uses direct memory access (DMA type) handshaking for subsystem transfers. All message transfer timing, DMA and control lines are provided internally, thereby reducing the subsystem overhead associated with message transfers.

The CT2561 implements all dual redundant MIL-STD-1553 mode codes. In addition, any mode code may (Optionally) be legalized through the use of an external PROM. Complete error detection is provided by the CT2561 for BC and RTU operation. Error detection includes: response time-out, inter-message gaps, sync, parity, Manchester, word count and bit count.

The CT2561 is fully compliant with MIL-STD-1553, is available screened in accordance with the requirements of MIL-STD-883 and operates over the full military temperature range of -55°C to +125°C.




Figure 1 – CT2561 Block Diagram

Table 1A – Pin Function Table (78 Pin Plug-In)

Pin #	Symbol	I/O	Description
1	RT/BC	I	Mode Select input - logic "1" for RT mode, logic "0" for BC mode.
2	MT	I	Monitor mode enable. When unit is operating as a BC, a logic "0" will select monitor mode.
3	STATEN	O	Output signal in RT mode that indicates status word is being transferred on the internal bus.
4	TIMEOUT	O	Indicates No Response Timeout has occurred during BC and RTU (RT to RT transfer).
5	HSFAIL	O	Output in RT mode indicating the DMA transfer did not occur in time to allow proper operation on the 1553 bus.
6	DBACCEPT	I	Input signal used to set DBACCEPT bit in status register for response to a valid mode command on the 1553 bus.
7	SSFLAG	I	Input which controls the SSFLAG bit in the status register.
8	SVCREQ	I	Input which controls the service request bit in the status word.
9	INCMD	O	Output signal indicating the RT is currently in a message transfer sequence.
10	SSER	I	Input which controls the subsystem error bit in the status register.
11	TESTOUT	-	Factory test point. Do not connect.
12	WC1	O	WC bit 1 - latched output of command word.
13	WC3	O	WC bit 3 - latched output of command word.
14	TXINH B	O	Transmitter inhibit output for channel B.
15	T/R	O	Output indicating T/R bit of current command word in RT mode.
16	CHA/CHB	O	Output indicating current selected channel (0 = Channel A).
17	CS	O	Chip Select output for subsystem memory control.
18	OE	O	Output Enable output for subsystem memory control.
19	BUSREQ	O	Output signal used to initiate transfer to/from subsystem.
20	+5V	I	+5 Volt DC input.
21	DB0(LSB)	I/O	Least significant bit - 16 bit parallel data bus.
22	DB2	I/O	Bit 2 of data bus.
23	DB4	I/O	Bit 4 of data bus.
24	DB6	I/O	Bit 6 of data bus.
25	DB8	I/O	Bit 8 of data bus.
26	DB10	I/O	Bit 10 of data bus.
27	DB12	I/O	Bit 12 of data bus.
28	DB14	I/O	Bit 14 of data bus.

Table 1A – Pin Function Table (78 Pin Plug-In) (continued)

Pin #	Symbol	I/O	Description
29	LWORD	-	Last word output during BC mode indicates last data word of the current message transfer has been transferred on the parallel bus.
30	<u>MSGERR</u>	O	Output signal which indicates an error occurred during the current message sequence.
31	TXDATA A	O	Bipolar serial data output to positive input of bus transceiver.
32	<u>RXDATA A</u>	I	Bipolar serial input from negative output of bus transceiver.
33	RTADP	I	Parity bit input for RT address.
34	RTAD1	I	Bit 1 of RT address input.
35	RTAD3	I	Bit 3 of RT address input.
36	<u>RESET</u>	I	System reset input - resets all inputs in module.
37	<u>TXDATA B</u>	O	Bipolar serial data output to negative input bus transceiver.
38	RXDATA B	I	Bipolar serial data input from positive output of bus transceiver.
39	16MHz	I	16MHz TTL clock input.
40	GROUND	-	Signal ground.
41	<u>BCSTART</u>	I	Cycle enable input Logic "0" initiates bus controller message transfer operation.
42	<u>NBGRNT</u>	O	New bus grant output from RT indicates beginning of message transfer sequence.
43	<u>BITEN</u>	O	Built in Test enable output indicates RT is transferring BIT word on internal 16 bit bus.
44	<u>WR</u>	O	Write enable output for control of subsystem memory.
45	<u>BUSGRNT</u>	I	Bus request input in response to DTREQ. Allows BC/RT to transfer data to subsystem.
46	<u>LOOPERR</u>	O	Loop error output. Logic "0" indicates failure of loop back transmitted data.
47	<u>SSBUSY</u>	I	Subsystem busy input for RT status word.
48	<u>ILLCMD</u>	I	Illegal command input to RT, used to block RT response to an illegal command.
49	<u>ADRINC</u>	O	Increment output pulse. Goes LOW at the completion of each word transfer to/from subsystem. Can increment external address counter.
50	CHASSIS	-	Frame ground electricity isolated from signal ground
51	WC0	O	LSB of current command word count field.
52	WC2	O	Bit 2 of word count field.
53	WC4	O	Bit 4 of word count field.
54	TXINH A	O	Transmitter inhibit output signal for Channel A.
55	LMC	O	Latched Mode Command. Logic "1" indicates current word command is a mode code word, WC0-WC4.
56	<u>TESTIN</u>	-	Factory test point. Do not connect.

Table 1A – Pin Function Table (78 Pin Plug-In) (continued)

Pin #	Symbol	I/O	Description
57	\overline{EOM}	O	End of message output. Logic "0" occurs when BC/ \overline{RT} message is completed.
58	\overline{BUFENA}	I	Buffer enable input, may be driven LOW by \overline{STATEN} or \overline{BITEN} if subsystem must read bit or Status words. Enables internal 16 bit bus onto subsystem bus.
59	\overline{BUSACK}	O	Bus acknowledge output. LOW during DMA Handshake, in response to $\overline{BUSGRNT}$.
60	DB1	I/O	Bit 1 of 16 bit parallel bus.
61	DB3	I/O	Bit 3 of 16 bit parallel bus.
62	DB5	I/O	Bit 5 of 16 bit parallel bus.
63	DB7	I/O	Bit 7 of 16 bit parallel bus.
64	DB9	I/O	Bit 9 of 16 bit parallel bus.
65	DB11	I/O	Bit 11 of 16 bit parallel bus.
66	DB13	I/O	Bit 13 of 16 bit parallel bus.
67	DB15(MSB)	I/O	Bit 15 of 16 bit parallel bus.
68	$\overline{STATERR}$	O	BC output indicates one or more bits set or address mismatch in a received status word.
69	$\overline{TXDATA\ A}$	O	Bipolar serial data output to negative input of bus transceiver.
70	RXDATA A	I	Bipolar serial data input from positive output of bus transceiver.
71	\overline{NODT}	O	No data input. Logic "0" indicates the 1553 bus is idle; HIGH means device front end is active.
72	RTAD0	I	LSB of 5 bit RT address.
73	RTAD2	I	Bit 2 of RT address.
74	RTAD4	I	Bit 4 of RT address.
75	$\overline{BCSTRCV}$	O	Broadcast receive. Logic "0" means the current command was a broadcast command.
76	TXDATA B	O	Bipolar serial output to positive input of bus transceiver.
77	$\overline{RXDATA\ B}$	I	Bipolar serial input from negative output of bus transceiver.
78	\overline{SOM}	O	Start of message output indicates beginning of RT/ \overline{BC} message transfer sequence.

**Table 1B – CT2561 Pin Out Description
(Plug-In)**

Pin #	Function	Pin #	Function
1	RT/BC	40	GND
2	MT	41	BCSTART
3	STATEN	42	NBGRNT
4	TIMEOUT	43	BITEN
5	HSFAIL	44	WR
6	BUSGRNT	45	DBACCEPT
7	DBACCEPT	46	LOOPERR
8	LOOPERR	47	SSBUSY
9	SSFLAG	48	SVCREQ
10	SSBUSY	49	INCMRD
11	SVCREQ	50	ILLCMD
12	INCMRD	51	ADRINC
13	ILLCMD	52	SSER
14	ADRINC	53	CASE GND
15	SSER	54	TESTOUT
16	CASE GND	55	WC1
17	TESTOUT	56	WC0
18	WC1	57	WC3
19	WC0	58	WC2
20	WC3	59	TXINH B
21	WC2	60	TXINH A
22	WC4	61	T/R
23	TXINH B	62	CHB/CHA
24	TXINH A	63	TESTIN
25	T/R	64	LMC
26	CHB/CHA	65	OE
27	TESTIN	66	EOM
28	LMC	67	BUSREQ
29	OE	68	+ 5 Volt
30	EOM	69	BUFENA
31	BUSREQ	70	BUSACK
32	+ 5 Volt	71	DB0 (LSB)
33	BUSACK	72	DB1
34	+ 5 Volt	73	DB2
35	BUSACK	74	DB3
36	+ 5 Volt	75	DB4
37	BUSACK	76	DB5
38	+ 5 Volt	77	DB6
39	BUSACK	78	DB7
40	+ 5 Volt	79	DB8
		80	DB10
		81	DB12
		82	DB14
		83	DB15 (MSB)
		84	LWORD
		85	STATERR
		86	MSGERR
		87	TXDATA A
		88	TXDATA A
		89	RXDATA A
		90	RXDATA A
		91	NODT
		92	RTADP
		93	RTAD0
		94	RTAD1
		95	RTAD2
		96	RTAD3
		97	RTAD4
		98	RESET
		99	BCSTRCV
		100	TXDATA B
		101	TXDATA B
		102	RXDATA B
		103	RXDATA B
		104	16MHz
		105	SOM
		106	GND

CT2561

**MIL-STD-1553
BUS Controller,
Remote Terminal and
BUS MONITOR**

1	RT/BC
41	BCSTART
2	MT
42	NBGRNT
3	STATEN
43	BITEN
4	TIMEOUT
44	WR
5	HSFAIL
45	BUSGRNT
6	DBACCEPT
46	LOOPERR
7	SSFLAG
47	SSBUSY
8	SVCREQ
48	INCMRD
9	ILLCMD
49	ADRINC
10	SSER
50	CASE GND
11	TESTOUT
51	WC1
12	WC0
52	WC3
13	WC2
53	WC4
14	TXINH B
54	TXINH A
15	T/R
55	CHB/CHA
16	TESTIN
56	LMC
17	OE
57	EOM
18	BUFENA
58	BUSREQ
19	BUSACK
20	+ 5 Volt

Plug-In Pin Connection Diagram, CT2561 and Pinout

**Table 2 – CT2561 Pin Out Description
(FP)**

Pin #	Function	Pin #	Function
1	N/C	42	N/C
2	RT/BC	43	GROUND
3	BCSTART	44	SOM
4	MT	45	16MHz
5	NBGRNT	46	RXDATA B
6	STATEN	47	RXDATA B
7	BITEN	48	TXDATA B
8	TIMEOUT	49	TXDATA B
9	WR	50	BCSTRCV
10	HSFAIL	51	RESET
11	BUSGRNT	52	RTAD4
12	DBACCEPT	53	RTAD3
13	LOOPERR	54	RTAD2
14	SSFLAG	55	RTAD1
15	SSBUSY	56	RTAD0
16	SVCREQ	57	RTADP
17	ILLCMD	58	NODT
18	INCMD	59	RXDATA A
19	ADRINC	60	RXDATA A
20	SSER	61	TXDATA A
21	CASE GND	62	TXDATA A
22	TESTOUT	63	MSGERR
23	WC0	64	STATERR
24	WC1	65	LWORD
25	WC2	66	DB15 (MSB)
26	WC3	67	DB14
27	WC4	68	DB13
28	TXINH B	69	DB12
29	TXINH A	70	DB11
30	T/R	71	DB10
31	LMC	72	DB9
32	CHB/CHA	73	DB8
33	TESTIN	74	DB7
34	CS	75	DB6
35	EOM	76	DB5
36	OE	77	DB4
37	BUFENA	78	DB3
38	BUSREQ	79	DB2
39	BUSACK	80	DB1
40	+5V	81	DB0 (LSB)
41	N/C	82	N/C

CT2561FP

**MIL-STD-1553
BUS Controller,
Remote Terminal and
BUS MONITOR**

1	N/C
2	RT/BC
3	BCSTART
4	MT
5	NBGRNT
6	STATEN
7	BITEN
8	TIMEOUT
9	WR
10	HSFAIL
11	BUSGRNT
12	DBACCEPT
13	LOOPERR
14	SSFLAG
15	SSBUSY
16	SVCREQ
17	ILLCMD
18	INCMD
19	ADRINC
20	SSER
21	CASE GND
22	TESTOUT
23	WC0
24	WC1
25	WC2
26	WC3
27	WC4
28	TXINH B
29	TXINH A
30	T/R
31	LMC
32	CHB/CHA
33	TESTIN
34	CS
35	EOM
36	OE
37	BUFENA
38	BUSREQ
39	BUSACK
40	+5V
41	N/C

Flat Package Pin Connection Diagram, CT2561 and Pinout





Figure 2 – Plug In Package Outline





Ordering Information

Model Number	Screening	Package
CT2561	Military Temperature, -55°C to +125°C,	Plug in
CT2561-FP	Screened to the individual test methods of MIL-STD-883	Flat Package

Specifications subject to change without notice

AeroFlex Circuit Technology
35 South Service Road
Plainview New York 11803
www.aeroflex.com/act1.htm

Telephone: (516) 694-6700
FAX: (516) 694-6715
Toll Free Inquiries: (800) THE-1553
E-Mail: sales-act@aeroflex.com