RENESAS

M62342GP

8-Bit, 2-Channel D-A Converter (Buffered)

REJ03F0074-0100Z Rev.1.0 Sep.19.2003

Description

The M62342GP is a CMOS-structure semiconductor integrated circuit incorporating two 8-bit D-A converter channels with output buffer op-amps.

Serial data transfer type input can easily be used through a combination of three lines: DI, CLK, and LD.

Outputs incorporate buffer op-amps that have a drive capacity of 1 mA or above for both sink and source, and can operate over the entire voltage range from almost ground to VCC (0 to 5 V), making peripheral elements unnecessary and enabling configuration of a system with few component parts.

This product is currently under development, and specifications and other details may be modified at a future date.

Features

- Data transfer format 10-bit serial data input type
- Output buffer op-amps Operable over entire volta
- Operable over entire voltage range from almost ground to VCC (0 to 5 V) High output current capacity
- ± 1 mA or higher

Application

Signal gain setting and automatic adjustment in DSC, CTV, and display monitors, conversion from digital data to analog data in consumer and industrial products

Pin Connection Diagram (Top View)





Block Diagram



Pin Description

in No. Sy	ymbol	Function
DI)	Serial data input pin. Inputs serial data with a 10-bit data length.
CI	CLK	Serial clock input pin. Input signal from DI pin is input to 10-bit shift register at rise of shift clock.
LC	D	Load pin. When "H" level is input to LD pin, value in 10-bit shift register is loaded into
		decoder and D-A output register.
Ac	.01	8-bit resolution D-A converter output pins
Ac	.02	(After power-on, all channels are reset and DAC data 00h is output.)
N.	I.C.	(Not connected)
Vo	′cc	Power supply voltage pin
G	SND	GND pin
Ac Ac Ac N. Vc Gi	D 01 02 I.C. //cc GND	shift clock. Load pin. When "H" level is input to LD pin, value in 10-bit shift register is loaded decoder and D-A output register. 8-bit resolution D-A converter output pins (After power-on, all channels are reset and DAC data 00h is output.) (Not connected) Power supply voltage pin GND pin

Rev.1.0, Sep.19.2003, page 2 of 6

Digital Data Format



D-A Data

D0	D1	D2	D3	D4	D5	D6	D7	D-A output
0	0	0	0	0	0	0	0	Vcc/256×1
1	0	0	0	0	0	0	0	Vcc/256×2
0	1	0	0	0	0	0	0	Vcc/256×3
1	1	0	0	0	0	0	0	Vcc/256×4
•	•	•	•	•	•	•	•	•
•	•	•	•	•	•	•	•	•
•	•	•	•	•	•	•	•	•
0	1	1	1	1	1	1	1	Vcc/256×255
1	1	1	1	1	1	1	1	Vcc/256×256

Channel Select Data

D8	D9	Channel Selection
0	0	AO1 selected
1	0	AO2 selected
0	1	Don't care
1	1	Don't care

Data Timing Chart (Model)



Rev.1.0, Sep.19.2003, page 3 of 6

RENESAS

M62342GP

Absolute Maximum Ratings

Item	Symbol	Rated Value	Unit
Power supply voltage	VCC	-0.3 to 7.0	V
Input voltage	Vin	-0.3 to Vcc+0.3 \leq 7.0	V
Output voltage	Vo	-0.3 to Vcc+0.3 \leq 7.0	V
Internal power consumption	Pd	200	mW
Operating ambient temperature	Topr	-20 to +85	°C
Storage temperature	Tstg	-55 to +125	°C

Electrical Characteristics

		(Unless specified otherwise, VCC = $+5 \text{ V} \pm 10\%$, GND = 0 V, Ta = -20° C to 85° C)					
		Specific	ation Valu	les			
Item	Symbol	Min.	Тур.	Max.	Unit	Test Conditions	
Power supply voltage	Vcc	2.7	5.0	5.5	V		
Power supply current	lcc	0	0.7	2.5	mA	At CLK = 1 MHz operation, IAO = 0 μ A D-A data: 6 Ab (at maximum current)	
		0	0.5	1.6	_	$DI = CLK = LD = GND, IAO = 0\mu A$	
Input leakage current	IILK	-10		10	μA	VIN = 0 to Vcc	
Input voltage "L"	VIL	0		0.2Vcc	V		
Input voltage "H"	VIH	0.5Vcc		Vcc	V		
Buffer amp output	VAO	0.1		Vcc-0.1	V	$IAO = \pm 100 \mu A$	
voltage range		0.1		Vcc-0.2		$IAO = \pm 500 \mu A$	
Buffer amp output	IAO	-1.0		1.0	mA	Upper saturation voltage = 0.3 V	
drive range						Lower saturation voltage = 0.2 V	
Differential	SDL	-1.0		1.0	LSB	Vcc = 5.12V (20mV/LSB)	
nonlinearity error						No load (IAO = 0)	
Nonlinearity error	SL	-1.5		1.5	LSB		
Zero point error	SZERO	-2.0		2.0	LSB		
Full-scale error	SFULL	-2.0		2.0	LSB	_	
Oscillation limit output capacitance	Со			0.1	μF		
Buffer amp output impedance	Ro		5.0				

AC Characteristics

(Unless specified otherwise, VCC = $+5 \text{ V} \pm 10\%$, GND = 0 V, Ta = -20° C to 85° C) Specification Values

		Specification values			_		
ltem	Symbol	Min.	Тур.	Max.	Unit	Test Conditions	
Clock "L" pulse width	tCKL	200			ns		
Clock "H" pulse width	tCKH	200			ns		
Clock rise time	tCR			200	ns		
Clock fall time	tCF			200	ns		
Data setup time	tDCH	30			ns		
Data hold time	tCHD	60			ns		
Load setup time	tCHL	200			ns		
Load hold time	tLDC	100			ns		
Load "H" pulse width	tLDH	100			ns		
D-A output settling time	tLDD			300	μs	Until output reaches last 1/2 LSB	

Rev.1.0, Sep.19.2003, page 4 of 6



Timing Chart



Usage Notes

- 1. With this IC, D-A converter upper reference voltage setting is performed by means of the power supply voltage. If ripples or spikes are imposed on this pin, conversion accuracy may fall. When using this IC, a capacitor must be inserted between the power supply pin and GND in order to ensure stable D-A conversion.
- 2. The output buffer amps of this IC are highly tolerant of capacitive loads. Therefore, connecting capacitors $(0.1 \,\mu F \, max.)$ between the output pins and ground in order to eliminate jitter or noise due to output line wiring presents no problems whatever in terms of operation.

Sample Standard Application Circuit



Rev.1.0, Sep.19.2003, page 5 of 6



Package Dimensions



Rev.1.0, Sep.19.2003, page 6 of 6

RENESAS

RenesasTechnology Corp. Sales Strategic Planning Div. Nippon Bldg., 2-6-2, Ohte-machi, Chiyoda-ku, Tokyo 100-0004, Japan

Keep safety first in your circuit designs!

- The party inst in your circuit designs:
 1. Renesas Technology Corp. puts the maximum effort into making semiconductor products better and more reliable, but there is always the possibility that trouble may occur with them. Trouble with semiconductors may lead to personal injury, fire or property damage.
 Remember to give due consideration to safety when making your circuit designs, with appropriate measures such as (i) placement of substitutive, auxiliary circuits, (ii) use of nonflammable material or (iii) prevention against any malfunction or mishap.

- Notes regarding these materials
 1. These materials are intended as a reference to assist our customers in the selection of the Renesas Technology Corp. product best suited to the customer's application; they do not convey any license under any intellectual property rights, or any other rights, belonging to Renesas Technology Corp. or a third party.
 2. Renesas Technology Corp. assumes no responsibility for any damage, or infringement of any third-party's rights, originating in the use of any product data, diagrams, charts, programs, algorithms, or circuit application examples contained in these materials.
 3. All information contained in these materials, including product data, diagrams, charts, programs and algorithms represents information on products at the time of publication of these materials, and are subject to change by Renesas Technology Corp. or an authorized Renesas Technology Corp. product distributor for the latest product information described here may contain technical inaccuracies or typographical errors. Renesas Technology Corp. assumes no responsibility for any damage, liability, or other loss rising from these inaccuracies or errors. Please also pay attention to information contained in these materials, including product data, diagrams, charts, programs, and algorithms, please be sure to evaluate all information as a total system before making a final decision on the applicability of the information and products. Renesas Technology Corp. assumes no responsibility for any damage or manufactured for using any roll of the information contained in these materials, including product data, diagrams, charts, programs, and algorithms, please be sure to evaluate all information as a total system before making a final decision on the applicability of the information and products. Renesas Technology Corp. assumes no responsibility for any damage or manufactured for use in a device or system that is used under circumstances in which human life is potentially at stake. Pl use.
- use. 6. The prior written approval of Renesas Technology Corp. is necessary to reprint or reproduce in whole or in part these materials. 7. If these products or technologies are subject to the Japanese export control restrictions, they must be exported under a license from the Japanese government and cannot be imported into a country other than the approved destination. Any diversion or reexport contrary to the export control laws and regulations of Japan and/or the country of destination is prohibited. 8. Please contact Renesas Technology Corp. for further details on these materials or the products contained therein.



http://www.renesas.com

RENESAS SALES OFFICES

Renesas Technology America, Inc. 450 Holger Way, San Jose, CA 95134-1368, U.S.A Tel: <1> (408) 382-7500 Fax: <1> (408) 382-7501

Renesas Technology Europe Limited.

Dukes Meadow, Millboard Road, Bourne End, Buckinghamshire, SL8 5FH, United Kingdom Tel: <44> (1628) 585 100, Fax: <44> (1628) 585 900

Renesas Technology Europe GmbH Dornacher Str. 3, D-85622 Feldkirchen, Germany Tel: <49> (89) 380 70 0, Fax: <49> (89) 929 30 11

Renesas Technology Hong Kong Ltd. 7/F., North Tower, World Finance Centre, Harbour City, Canton Road, Hong Kong Tel: <852> 2265-6688, Fax: <852> 2375-6836

Renesas Technology Taiwan Co., Ltd. FL 10, #99, Fu-Hsing N. Rd., Taipei, Taiwan Tel: <886> (2) 2715-2888, Fax: <886> (2) 2713-2999

Renesas Technology (Shanghai) Co., Ltd. 26/F., Ruijin Building, No.205 Maoming Road (S), Shanghai 200020, China Tel: <86> (21) 6472-1001, Fax: <86> (21) 6415-2952

Renesas Technology Singapore Pte. Ltd. 1, Harbour Front Avenue, #06-10, Keppel Bay Tower, Singapore 098632 Tel: <65> 6213-0200, Fax: <65> 6278-8001