TOSHIBA CMOS DIGITAL INTEGRATED CIRCUIT SILICON MONOLITHIC

T6A36S, JT6A36X-AS


T6A36S, JT6A36X-AS CMOS 1 CHIP LSI FOR LCD ELECTRONIC **CALCULATOR**

The T6A36S, JT6A36X-AS is a 1 chip microcomputer for 8digits 1-memory electronic calculator.

T6A36S, JT6A36X-AS can drive the liquid crystal display (LCD). Single power supply operation, low power consumption make it suitable for single battery operated pocketable calculator.

FEATURES

- 8 digits of data and one symbol digit for calculator.
- Algebraic calculation mode.
- Punctuation.



Weight: 0.66g (Typ.)

- Standard 4 functions $(+, -, \times, \div)$, mark up percent with automatic add-On/discount, automatic constant calculations, chain calculations, memory calculations with memory overflow protection.
- Internal keyboard decoding and denouncing.
- Complementary output buffer for direct driving of liquid crystal display (LCD : FEM type − 3.0V, 1/2 bias, 1/3 duty).
- Single power supply (1.5V typ.).
- Quad in line flat package (60 PIN).
- Very low power consumption (3.0 μ W typ. at wait).
- Very wide range of operating voltage ($V_{SS} = -1.2 \sim -2.0 \text{V}$).
- Automatic power off (A time for about 7 min.).

The information contained herein is subject to change without notice.

TOSHIBA is continually working to improve the quality and the reliability of its products. Nevertheless, semiconductor TOSHIBA is continually working to improve the quality and the reliability of its products. Nevertheless, semiconductor devices in general can malfunction or fail due to their inherent electrical sensitivity and vulnerability to physical stress. It is the responsibility of the buyer, when utilizing TOSHIBA products, to observe standards of safety, and to avoid situations in which a malfunction or failure of a TOSHIBA product could cause loss of human life, bodily injury or damage to property. In developing your designs, please ensure that TOSHIBA products are used within specified operating ranges as set forth in the most recent products specifications. Also, please keep in mind the precautions and conditions set forth in the TOSHIBA Semiconductor Reliability Handbook.


The products described in this document are subject to the foreign exchange and foreign trade laws.

The information contained herein is presented only as a guide for the applications of our products. No responsibility is assumed by TOSHIBA CORPORATION for any infringements of intellectual property or other rights of the third parties which may result from its use. No license is granted by implication or otherwise under any intellectual property or other rights of TOSHIBA CORPORATION or others.


The information contained herein is subject to change without notice.

SYSTEM BLOCK DIAGRAM


Battery Type




Dual Type




Solar Type




CONNECTION OF LCD




COMMON



KEY LAYOUT



PIN LAYOUT



SPECIFICATION OF CALCULATOR

Operational Features


- (1) 8 digits of data and one symbol digit.
- (2) Algebraic mode.
- (3) Full floating point.
- (4) Standard 4 functions +, -, \times , \div .
- (5) Memory calculation and memory hold.
- (6) TAX calculation.
- (7) Percent with automatic add-on and discount.
- (8) Constant calculation (Automatic constant).
- (9) Chain calculation.
- (10) Leading zero suppression.
- (11) Trailing zero suppression.
- (12) Square root.
- (13) Change sign.

Capacity of Calculation

(1) Numeral entry 8 digits

(2) Addition / Subtraction 8 digits + (-) 8 digits = 8 digits
 (3) Multiplication / Division 8 digits × (÷) 8 digits = 8 digits
 (4) Memory calculation 8 digits + (-) 8 digits = 8 digits

Display Font



Arithmetic Operations

1. Addition	Key Op.	Display
-------------	---------	---------

A A A B B B + A + B

C C A+B+C

D D D D E E

+ D+E = D+E

2. Subtraction

(1) A A

A B B A – B

C C A – B – C

= A - B - C

Kev O	b	
-------	---	--

Display

D

D

+/-

– D

A - B - C + D

- (A - B - C + D)

3. Multiplication

- (1)
- Α

Α

×

Α

В

A·B

+

A·B

C

C

 $A \cdot B + C$

(2)

0.

Α

×

– A

=

В – A∙B

4. Division

(1)

Α

Α

÷

Α

В

A/B

(2)

0.

Α.

÷

– A

В -A/B

5.	Power	calcu	lation

	Key Op.	Display
(1)	Α	Α
	×	А
	=	A^2
	=	A^3
(2)	Α	А
	÷	А
	=	1/A
	=	$1/A^2$
(3)	_	0.
	Α	А
	×	- A
	=	A^2
	=	- A ³
(4)	_	0.
	Α	Α
	÷	- A
	=	-1/A
	=	$1/A^2$
(5)	Α	А
	×	А
	=	A^2
	X	A^2
	=	A^4

6. Mixed calculation

(1)	Α	Α
	×	Α
	В	В
	+	A·B
	C	C

Key Op.	Display
÷	A·B + C
D	D
_	<u>A·B + C</u> D
Е	E
=	<u>A·B + C</u> – E

7. Constant calculation

- (1) A A

 B B

 B A·B

 C C

 A·C

 (2) O.

 A A

 X -A

 B B
- = C = C = D

X

C $A \cdot C$ 0. – A В – A∙B C – A·C Α Α В A/B C C/B D D^2

	Key Op.	Display
(4)	Α	Α
	+	Α
	В	В
	=	A + B
	C	C
	=	C + B
(5)	Α	Α
	_	Α
	В	В
	=	A – B
	C	C
	=	C – B
(6)	Α	Α
	×	Α
	В	В
	=	A·B
	C	C
	×	С
	D	D
	=	C·D
	E	E
	=	C∙E
	×	C∙E
	F	F
	=	C·E·F
	G	G
	÷	G
	Н	Н
	=	G/H

8. Mark-up/Discount calculator

	Key Op.	Display
	I	1
	=	I/H
(7)	Α	А
	×	А
	В	В
	%	A·B / 100
	C	C
	%	A·C / 100
	D	D
	÷	D
	E	E
	%	100·D / E
	F	F
	%	100∙F / E
(1)	Α	Α
	×	Α
	В	В
	+	A∙B
	=	A + A·B
(2)	Α	Α
	×	Α
	В	В
	_	A∙B
	=	A – A·B
(3)	Α	Α
	×	А
	В	В

%

A·B / 100

	Key Op.	Display
	+	A·B / 100
	=	A + A·B / 100
(4)	Α	Α
	×	Α
	В	В
	%	A·B / 100
	_	A·B / 100
	=	A – A·B / 100
(5)	Α	Α
	+	Α
	В	В
	%	A + A·B / 100
(6)	Α	Α
	_	Α
	В	В
	%	A – A·B / 100

9. Memory calculation

Key Op.	Display	Memory
Α	Α	0.
M +	A (M)	Α
В	B (M)	Α
M +	B (M)	A + B
С	C (M)	A + B
M –	C (M)	A + B - C
D	D (M)	A + B - C
MR	A + B - C (M)	A + B - C
MR	A + B - C	0.
(2) A	Α	0.
+	Α	0.

	Key Op.	Display	Memory
	В	В	0.
	M +	A + B (M)	A + B
	+	A + B (M)	A + B
	M +	A + B (M)	2 (A + B)
	C	C (M)	2 (A + B)
	M –	C (M)	2 (A + B) - C
(3)	Α	Α	0.
	X	Α	0.
	В	В	0.
	M +	A·B (M)	A·B
	С	C (M)	A·B
	×	C (M)	A·B
	D	D (M)	A·B
	M –	C·D (M)	$A \cdot B - C \cdot D$
	мRС	$A \cdot B - C \cdot D (M)$	$A \cdot B - C \cdot D$
	M –	A∙B – C∙D	0.
(4)	Α	Α	0.
	×	Α	0.
	В	В	0.
	=	A∙B	0.
	C	С	0.
	M +	C (M)	C
	=	A·C (M)	С
	D	D (M)	C
	M –	D (M)	C – D
	=	A·D (M)	C – D
(5)	Α	Α	0.
	M +	A (M)	Α
	В	B (M)	Α

Key Op.	Display	Memory
M +	B (M)	A + B
МR	A + B (M)	A + B
×	A + B (M)	A + B
MR	A + B (M)	A + B
+	$(A + B)^2 (M)$	A + B
C	C (M)	A + B
=	$(A + B)^2 + C (M)$	A + B
(6) 1.0000001	1.0000001	0.
M +	1.0000001 (M)	1.0000001
99999999	9999999. (M)	1.0000001
M +	0. (<mark>M</mark>)	1.0000001
ON/C/CE	0. (M)	1.0000001
MR	1.0000001 (M)	1.0000001

10. Square root

(1)	Α	Α
	√	\sqrt{A}
	В	В
(2)	Α	Α
	X	Α
	В	В
	√	\sqrt{B}
	=	$A\sqrt{B}$
(3)	Α	Α
	X	А
	√	\sqrt{A}
	В	В
	=	A⋅B
(4)	-	0.
	Α	Α

	Key Op.	Display	Memory
	=	- A	
	√	\sqrt{A} (E)	
(5)	Α	Α	0.
	M +	A (M)	А
	МR	A (M)	Α
	÷	A (M)	Α
	В	B (M)	Α
	+ / -	– B (M)	Α
	√	$\sqrt{\frac{B}{E}}(\frac{M}{E})$	А
	ON/C/CE	0. (M)	А
11.Percentage calculatio	n		
(1)	Α	Α	
	X	Α	
	В	В	
	%	A·B / 100	
	С	C	
	%	A·C / 100	
	D	D	
	%	A·D / 100	
(2)	Α	Α	
	%	Α	
	В	В	
	%	В	
	С	С	
	%	С	
(3)	Α	Α	
	-	А	
	В	В	
	%	A – A·B / 100	

Key Op.

Memory

C %

$$\left(A - \frac{A \cdot B}{100}\right)^{C} \left(A - \frac{A \cdot B}{100}\right)^{C}$$

12. Key correction

(1)

Α

0.

×

0.

 \sqrt{A}

0. 0.

$$A + \sqrt{A}(M)$$
$$- (A + \sqrt{A})(M)$$

$$A + \sqrt{A}$$
$$A + \sqrt{A}$$

$$A + \sqrt{A}(M)$$

$$A + \sqrt{A}$$

$$A + \sqrt{A(M)}$$

В

0. 0.

В В 0.

В

0.

В 1/B 0. 0. 0.

13. Others

(1)

Α

Α

+

Α Α

(2)

Α Α

 $|\mathbf{x}|$

Α

1/A

Key Op.	Display	Memory
(3) A	Α	
÷	Α	
+	Α	
=	Α	
(4) A	Α	
X	Α	
-	Α	
=	- A	
(5) A	Α	
÷	Α	
_	Α	
=	- A	
(6) A	Α	
X	Α	
ON/C/CE	0.	
В	В	
=	В	
(7) A	Α	
X	Α	
В	В	
ON/C/CE	0.	
С	C	
=	A·C	

14.TAX Calculation

	Key Op.	Display
(1)	Α	Α
	SHIFT	A SHIFT
	+TAX	A TAX%
(2)	SHIFT	0. SHIFT
	-TAX	A TAX%
(3)	В	В
	+TAX	B $(1 + A / 100)$ + TAX
	+TAX	B·A / 100 TAX
	+TAX	B $(1 + A / 100)$ + TAX
	+TAX	B·A / 100 TAX
(4)	В	В
	-TAX	B/(1+A/100) -TAX
	-TAX	B - B / (1 + A / 100) TAX
	-TAX	B/(1+A/100) -TAX
	- TAX	B-B/(1+A/100) TAX


MAXIMUM RATINGS

PARAMETER	SYMBOL	RATING	UNIT
Supply Voltage	V _{SS1}	+0.3~-2.2	V
Input Voltage	V _{IN}	+0.3~V _{DD1} -0.3	٧
Operating Temperature	T _{opr}	+ 0.0~40	°C
Storage Temperature	T _{stg}	- 55∼125	°C

ELECTRICAL CHARACTERISTICS $(V_{SS1} = -1.5V \pm 0.2V, \ V_{SS2} = -3.0V \pm 4.0V, \ V_{DD} = 0V, \ Ta = 25^{\circ}C)$

	PARAMETER	SYMBOL	TEST CIR- CUIT	PIN NAME	TEST CONDITION	MIN.	TYP.	MAX.	UNIT	
Ope	erating Voltage	V _{SS1}	_	_	_	- 1.2	- 1.5	- 2.0	V	
	Input "1"	V _{IH}	_	K ₂ ~K _{8,} RESET	_	V _{SS1} + 0.4	_	V _{SS1}	٧	
	Input "0"	VIL	_	K2~K _{8,} RESET	_	0	_	-0.4	V	
VOLTAGE	Output "1"	VOH	_	Segment, Common	_	V _{SS2} + 0.2	_	V _{SS2}	V	
VOL	Output "0"	V _{OL}	_	Segment, Common	_	0	_	-0.2	V	
	Output "1"	VOH	_	K1∼K8, RESET	_	V _{SS1} + 0.2	_	V _{SS1}	V	
	Output "0"	VOL	_	K ₁ ~K ₆ , RESET	_	0	_	- 0.2	V	
	Output "1"	ROH	_	Segment	$V_{OUT} = V_{DD2} + 0.5V$		_	70	kΩ	
۵,	Output "0"	ROL	_	Segment	t V _{OUT} = -0.5V		_	70	kΩ	
JCE	Output "1"	ROH	_	Common	$V_{OUT} = V_{DD2} + 0.5V$	_	_	70	kΩ	
ista	Output "0"	ROL	_	Common	$V_{OUT} = -0.5V$	_	_	70	k Ω	
Output "1" Pull Up		R _{KH}	1	K ₁ ~K ₈	V _{OUT} = 0V	60	400	1500	$\mathbf{k}Ω$	
		RESET		RESET	V _{OUT} = 0V	200	300	400	K77	
	Output "0"	ROL	_	K1~K6	$V_{OUT} = -0.5V$		_	10	k Ω	
	ply Current 1 Display)	I _{DD1}	_	_	$V_{SS1} = -1.5V$ (No Keys)	1	- 2.2	- 3.6	μΑ	
	ply Current 2 eration)	I _{DD2}	-	_	$V_{SS1} = -1.2V$ (Peak OF A11 9 $\sqrt{}$)	_	- 4.4	- 6.6	μΑ	
Sup (Of	ply Current 3 f)	I _{DD3}	_	_	$V_{SS1} = -1.5V$ (Off Status)	_	- 0.5	- 2.0	μΑ	
Osc	illating	fosc (WAIT)			V _{SS1} = On Display	5.4	9	12.6	leU=	
Free	quency	fosc (OP)		_	– 1.5V On Operating	10.8	18	25.2	kHz	
Frai	me Frequency	f _F	_	_	$V_{SS1} = -1.5V \text{ (Wait)}$	50	83	117	Hz	
Pov	ver off Timer	T timer	_	_	$V_{SS1} = -1.5V$	252	420	588	S	

WAVEFORMS FOR DISPLAY



NOTE : $f\phi = 9kHz$


PAD LOCATION TABLE

(μ**m**)

PAD LOCATION TABLE							
No.	NAME	X POINT	Y POINT				
1	TS4	779	1086				
2	V _{SS1}	628	1086				
3	TS3	476	1086				
4	TS1	324	1086				
5	RESET	172	1086				
6	K ₈	21	1086				
7	K ₇	– 131	1086				
8	K ₆	- 283	1086				
9	K ₅	- 434	1086				
10	К4	- 586	1086				
11	К3	- 738	1086				
12	K ₂	- 889	1086				
13	K ₁	– 1462	931				
14	COM1	– 1462	733				
15	COM2	– 1462	581				
16	COM3	– 1462	430				
17	OS3	– 1462	278				
18	A ₁	– 1462	126				
19	B ₁	– 1462	– 26				
20	C ₁	– 1462	– 177				
21	A ₂	– 1462	– 329				
22	B ₂	– 1462	- 481				
23	C ₂	– 1462	- 632				
24	А3	– 1462	- 784				
25	В3	– 1462	– 936				
26	C ₃	– 1462	– 1087				
27	A ₄	– 1462	– 1239				


No.	NAME	X POINT	Y POINT
28	B4	– 1097	– 1412
29	C ₄	- 946	- 1412
30	A ₅	- 794	- 1412
31	B ₅	- 642	- 1412
32	C ₅	- 491	- 1412
33	A ₆	- 339	- 1412
34	B ₆	- 187	- 1412
35	C ₆	- 36	- 1412
36	A ₇	116	- 1412
37	B ₇	268	- 1412
38	C ₇	420	- 1412
39	A8	571	- 1412
40	B8	723	- 1412
41	C ₈	1084	– 1240
42	A9	1084	– 1088
43	В9	1084	– 936
44	C ₉	1084	– 785
45	A ₁₀	1084	– 633
46	B ₁₀	1084	- 481
47	C ₁₀	1084	- 330
48	OS1	1084	– 178
49	V _{DD}	1084	– 26
50	OS2	1084	125
51	TS2	1084	326
52	C ₁ (+)	1084	534
53	C ₂ (-)	1084	735
54	V _{SS2}	1084	937

CHIP LAYOUT




 $\begin{array}{lll} \mbox{Chip size} & : \ 3.04 \times 3.02 \ [\mbox{mm}] \\ \mbox{Chip thickness} & : \ 440 \pm 30 \ [\mbox{μm}] \\ \mbox{Substrate} & : \ \mbox{V_{DD}} \end{array}$

PAD LAYOUT



1998-12-01 23/32



Weight: 0.66g (Typ.)

GENERAL SPECIFICATION FOR CALCULATOR LSI BARE CHIP

1. Purpose

This is to specify the quality standard for the integrated circuit produced by TOSHIBA CORPORATION (hereinafter referred as to VENDOR) to be delivered to PURCHASER.

2. Definition

This specification applies only to the calculator LSI bare chip produced by VENDOR and purchased by PURCHASER and defined the general specification items.

3. Priority of specifications

When the discrepancies or questions happen to the specifications and instructions provided by VENDOR, the priority shall be ranked as follows.

- Individual specification for the calculator LSI bare chip.
 (Both PURCHASER and VENDOR are confirmed by the special sheets.)
- 2) General specifications for the calculator LSI bare chip.
- 3) Other related specifications and standards.

4. Characteristics

To be shown in the individual specification sheets.

The individual specification shall consist of the following 4 items in principle.

- 1) Rated specifications.
- 2) Electrical characteristics.
- 3) Pin configuration & mechanical dimensions.
- 4) Others.
- 5. Inspection of product for delivery
 - 5.1 Inspection lot
 - a) Inspection lot shall consist of products produced by same material under same design, through same production process, and same facilities and assured same quality by same quality assurance method, and lot number shall be put on all trays to be able to trace the lot history.
 - b) The quantity of products per Inspection lot shall consist of all the same VENDOR's lot number.

5.2 Sampling plan

Statistical sampling and inspection shall be in accordance with MIL-STD-105D single sampling plans for normal inspections, general inspection level $\, {
m II} \, .$

The acceptable quality level (AQL) shall be specified in following table :

TEST ITEM	AQL (%)
Electrical	2.5
Visual	4.0

5.3 Electrical criteria

Criteria of Electrical Characteristics are prescribed in Attachment-1.

5.4 Visual criteria

Visual Criteria are prescribed in Attachment-2.

6. Incoming inspection

6.1 General

- a) PURCHASER's incoming inspection should be done within 15 days after PURCHASER receives the quantity of products in principle.
- b) PURCHASER shall report the results of incoming inspection to VENDOR and provide VENDOR with detailed data in failure rate and items regarding VENDOR's lot number respectively, if VENDOR demands the report from PURCHASER.

6.2 Inspection procedure

PURCHASER should do his incoming inspection according to the following procedure.

- a) First: Visual inspection should be done.
- b) Next : Electrical and other inspection should be done under condition with bare chip before going into PURCHASER's process.

7. Treatment for defective lot and products

Regarding the defective lot and defective products which are found through PURCHASER's incoming inspection, PURCHASER can be returned to VENDOR with detailed description on failures concerned.

However, if VENDOR cannot receive the defective items within 30 days after PURCHASER's incoming inspection, VENDOR should be able to make no reference to the defective problem.

- 8. Packing and labeling
 - a) Dice shall be placed in die tray with the top metalization facting up in order.
 - b) In principle, a pile consists of 5 trays and several piles are packed in a package. These piles and packages are indicated with printed labels as shown below.

Date				
Name				
Lot No.				
Net				
TOSHIBA				
MADE IN JAPAN				

- c) PURCHASER shall return these packing materials to VENDOR on VENDOR's demand.
- 9. Storage criteria

Solid state chips, unlike packaged devices, are non-hermetic devices normally fragile and small in physical size, and therefore, require special handling considerations as follows:

9.1 Chips must be stored under proper conditions to insure that they are not subjected to a moist and/or contaminated atmosphere that alter their electrical, physical, or mechanical characteristics.

After the shipping container is opened, the chips must be stored under the following conditions :

- A. Storage temperature, 40°C max.
- B. Relative humidity, 50% max.
- C. Clean, dust-free environment.
- 9.2 The user must exercise proper care when handling chips or wafers to prevent even the slightest physical damage to the chip.
- 9.3 During mounting and lead bounding of chips the user must use proper assembly techniques to obtain proper electrical, thermal, and mechanical performance.
- 9.4 After the chip has been mounted and bounded, any necessary procedure must be followed by the user to insure that these non-hermetic chips are not subjected to moist or contaminated atmosphere which might cause the development of electrical conductive paths across the relatively small insulating surfaces.
 - In addition, proper consideration must be given to the protection of these devices from other harmful environments which could conceivably adversely affect their proper performance.

10. Handling criteria

The user should find the following suggested precautions helpful in handling chips. In any event, because of the extremely small size and fragile nature of chips, care should be taken in handling these devices.

10.1 Grounding

- a) Bonders, pellet pickup tools, table tops, trim and form tools, sealing equipment, and other equipment used in chip handling should be properly grounded.
- b) Operator should be properly grounded.
- 10.2 In-process handling
 - a) Assemblies or subassemblies of chips should be transported and stored in conductive carriers.
 - b) All external leads of the assemblies or subassemblies should be shorted together.

VISUAL INSPECTION CRITERIA

- 1. Visual inspection magnification shall be 40 \times in principle.
- 2. Defects defined:
 - 2.1 Thickness

See the technical data sheet.

2.2 Chip and crack

A die shall be rejected if :

- a) Any crack of chip extends greater than 35 μ m in length into the inside of the scribble line. (see Fig.1)
- 2.3 Metallization

A die shall be rejected if:

- a) More than 25% of the designed area of the metallization is missing at any bonding pad.
- b) There is a short or break which affects electrical characteristics in any lead pattern. (see Fig.2)
- 2.4 Glass protection coat

A die shall be rejected if:

a) It exhibits glass protection coat which covers more than 25% of any active bonding pad.

2.5 Attached foreign material


A die shall be rejected if:

- a) A die is covered by stains or attached foreign material which size is more than 5 times as large as a bonding pad area.
- b) It exhibits residual ink, stains or attached foreign material which covers more than 20% of any active bonding pad. (see Fig.3)

2.6 Others

A die shall be rejected if:

- a) There have no evident probed impression on the bonding pads.
- b) A inked die, defective die, is intermized.
- 3. Limit samples should be fized, if necessary.








Fig.2 Lead pattern



OUTSIDE DIMENSIONS OF CHIP TRAY




Unit: mm

CHIP NAME	TRAY NAME	Х	Υ	(H)	No. OF POCKETS	X1	X2	Y1	Y2
JT6A36X-AS	TCT33-060P	3.30	3.30	0.60	10 × 10 (100)	1.900	1.000	1.900	1.000

Tray material:


Carbon-containing polypropylene

PACKING METHOD-1




Place eight bags of chip trays in each carton box ⑦. Lay one sheet of packing ⑨ (7UF44F) before closing the lid of the cart box. (See the diagram above.)

Prepare packing ⑨ by cutting 7UF44F into halves and folding each in half as



shown below; use them as inner partitions.

PACKING METHOD-2



• Inner box : Containing 20 boxes

Weight : Approx. 15kg (including packing material)
 Material : Corrugated cardboard

• IC contents : $36 \times 5 \times 8 \times 20 = 28.8$ kpcs.