### **DAC-1508A/1408A 8-BIT MULTIPLYING** D/A CONVERTERS

The R-2R ladder divides the reference current into eight

binarily-related components which are fed to the switches. A

remainder current equal to the least significant bit is always

shunted to ground, therefore the maximum output current is

## Precision Monolithics Inc.

## FEATURES

- Improved Direct Replacement for MC1508/MC1408 .
- 0.19% Nonlinearity Maximum Over Temperature Range .
- Improved Settling Time ..... 250ns, Typ .
- Improved Power Consumption ..... 157mW, Typ .
- Compatible with TTL, CMOS Logic
- Standard Supply Voltages +5.0V and -5.0V to -15V
- Output Voltage Swing ..... +0.5V to -5.0V .
- High-Speed Multiplying Input ..... 4.0mA/µs

### ORDERING INFORMATION



#### **GENERAL DESCRIPTION**

The DAC-1508A/1408A are 8-bit monolithic multiplying digital-to-analog converters consisting of a reference current amplifier, R-2R ladder, and eight high-speed current switches. For many applications, only a reference resistor and reference voltage need be added. Improvements in design and processing techniques provide faster settling times combined with lower power consumption while retaining direct interchangeability with MC1508/1408 devices.

#### SIMPLIFIED SCHEMATIC



11-115

255/256 of the reference amplifier input current. For example, a full-scale output current of 1.992mA would result from a reference input current of 2.0mA. The DAC-1508A/1408A is useful in a wide variety of applications, including waveform synthesizers, digitally programmable gain and attenuation blocks, CRT character generation, audio digitizing and decoding, stepping motor drives,

successive approximation analog-to-digital converters. For significantly improved speed and applications flexibility your attention is directed to the DAC-08 8-bit high-speed multiplying D/A converter data sheet. For D/A converters, which include precision voltage references on the chip,

please refer to the DAC-210 or the DAC-100 data sheet.



· .....

#### **ABSOLUTE MAXIMUM RATINGS**

#### Power Supply Voltage

V <sub>CC</sub> +5.5Vdc
V <sub>EE</sub> 16.5Vdc
Digital Input Voltage, V5 through V12 +5.5, 0Vdc
Applied Output Voltage +0.5, -5.2Vdc
Reference Current, I14 5mA
Power Dissipation (Package Limitation), Pd
Ceramic Package (or Epoxy B Package) 100mW
Derate above T <sub>A</sub> = +25°C 6.7mW/°C

Derate above $T_A = +100^{\circ}$ C for	
Epoxy B Package 5	.3mW/°C
Operating Temperature Range, TA	
DAC-1508A55° C to	>+125°C
DAC-1408A 0°C1	to +75°C
DICE Junction Temperature (Ti)65°C	to 150° C
Storage Temperature Range, Tstg65° C to	+ 150° C
Plastic Package Only65°C to	+ 125°C

NOTE: Ratings apply to both DICE and packaged parts, unless otherwise noted.

**ELECTRICAL CHARACTERISTICS** at  $V_{CC} = +5Vdc$ ,  $V_{EE} = -15Vdc$ ,  $V_{REF}/R14 = 2mA$ ,  $-55^{\circ}C \leq T_A \leq +125^{\circ}C$  for DAC-1508A-8,  $0^{\circ}C \leq T_A \leq +75^{\circ}C$  for DAC-1408A, unless otherwise noted. All digital inputs at logic high level.

			DAC-1508A/1408A			
PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Relative Accuracy (error relative to						
Full-Scale I						
DAC-1508A-B, DAC-1408A-8			· · · · · · · · · · · · · · · · · · ·	-	±0.19	
DAC-1408A-7	E				±0.39	%IFS
DAC-1498A-6	$\left( \right)$	egger til d	_	-	±0.78	
Settling Time to within 1/2 LSB		$T_{A} = +25^{\circ}C$		250		ns
Propagation Deay Time	TPLH. PHL	$T_{A} = +25^{\circ}C_{1}$ (Note 1)	~ -	30	100	ns
Output Full-Scale Current Drift	TCLO			±20	_	ppm/°C
Digital Input Logic Levels (MSB)	$\bigcirc$			$\Box \Box$		
High Level, Logic "1"	VIH		2	-		Vdc
Low Level, Logic "1"	VIL			- /	0.8	Vac
-	lua -	High Level, $V_{IH} = 5.0V$	7// - 7	0	0.04	
Digital Input Current (MSB)	IIL I	Low Level, VIL = 0.8V		-0.4	-0.8	mA
Reference Input Bias Current (Pin 15)	I 15			-1	-3	μA
Output Current Banan		$V_{EE} = -5V$	0	2.0	2.1	
Output Current Range	OR	$V_{EE} = -15V$	0	2.0	4.2	
Output Current	Io	$V_{REF} = 2.000V, R14 = 1000\Omega$	1.9	1.99	2.1	mA
Output Current	I <sub>O(min)</sub>	All bits low	-	0	4	μΑ
o		IBEE = 1mA			-	
Output Voltage Compliance	Vo	$V_{FF} = -5V$	-0.6	-	+0.5	1/10
$(E_r \le 0.19\% \text{ at } I_A = +25°C)$	·	$V_{EE} = -10V$	-5	-	+0.5	Vuc
Reference Current Slew Rate	SRIBEF		_	4	_	mA/µs
Output Current Power Supply						
Sensitivity	PSSI <sub>0-</sub>			0.5	2.7	μΑ/ν
Dower Supply Current	Icc		_	+9	+14	٣A
Power Supply Current	IEE	All bits low	· · · · · -	-7.5	-13	100
Power Supply Voltage	VCCR	T = + 25° C	+4.5	+5	+5.5	Vdc
Fower Supply voltage	VEER	T <sub>A</sub> = +25°C	-4.5	-15	-16.5	100
		All bits low				
		$V_{EE} = -5Vdc$	-	82	135	
Power Dissignation		$V_{EE} = -15Vdc$	-	157	265	mW
Fower Dissipation	Pd	All bits high				
		$V_{EE} = -5Vdc$	-	70	-	
		$V_{EE} = -15Vdc$	-	132	_	

NOTE:

1. Guaranteed by design.

#### DICE CHARACTERISTICS



(2.21 imes 1.60 mm, 3.54 sq. mm)

1.	N.C.	9.	A5
2.	GROUND	10.	A6
3.	VEE	11.	A7
4.	10	12.	A8 (LSB)
5.	A1 (MSB)	13.	Vcc
6.	A2	14.	VREF(+)
7.	A3	15.	VREF(-)
8.	A4	16.	COMP

For additional DICE ordering information, refer to 1988 Data Book, Section 2.

WAFER TEST LIMITS AL	+=5V, V-=15	V, $I_{REF} = 2mA$ , $T_A = 25^{\circ}$ C, unles	ss otherwise noted.	
PARAMETER	SYMBOL	CONDITIONS	DAC-1408A-G LIMIT	UNITS
Resolution			8	Bits MIN
Monotonicity	$\sum$	$\gamma \gamma ( - \gamma \gamma ) \gamma ( - \gamma ) \gamma ( - \gamma \gamma ) \gamma ( - $	8	Bits MIN
Nonlinearity			± 0.19	%FS MAX
Output Voltage Compliance	vo	Full-Scale Current Change $I_{RE} = $ <1/2 LSB V-=-5V V-=-10V	1mA	
Full-Scale Current	IFS	V <sub>REF</sub> = 2.000V, R <sub>14</sub> , R <sub>15</sub> = 1.000kΩ	2,±0.1	MA MAX
Zero-Scale Current	Izs	(All Bits Low)		HA MAX
Output Current Range	I <sub>OR</sub>	V-=-5V V-=-15V	4.2	MA MAX
Logic "0" Input Level	VIL		0.8	V MAX
Logic "1" Input Level	VIH		2	V MIN
Logic Input Current Logic "0" Logic "1"	l <sub>IL</sub> I <sub>IH</sub>	Low Level, $V_{IL} = -0.8V$ High Level, $V_{IH} = 5V$	± 10 ± 10	μΑ ΜΑΧ
Reference Bias Current	I 15		-3	μΑ ΜΑΧ
Output Current Power Supply Sensitivity	PSSI0-		2.7	μΑ/Υ ΜΑΧ
Power Supply Current (All Bits Low)	+  -		+ 14 - 13	mA MAX
Power Supply Voltage Range	V <sub>CCR</sub> V <sub>EER</sub>		+5, ±0.5 -16.5, -4.5	V MAX/MIN
Power Dissipation (All Bits Low)	Pd	V-= 5V V-=-15V	135 265	mW MAX

NOTE:

Electrical tests are performed at wafer probe to the limits shown. Due to variations in assembly methods and normal yield loss, yield after packaging is not guaranteed for standard product dice. Consult factory to negotiate specifications based on dice lot qualification through sample lot assembly and testing.

**TYPICAL ELECTRICAL CHARACTERISTICS** at V + = +5V, V - = -15V,  $T_A = 25^{\circ}$  C,  $V_{LC}$  and  $I_{OUT}$  connected to ground, and  $I_{REF} = 2mA$ , unless otherwise noted. Output characteristics refer to  $I_{OUT}$  only.

PARAMETER	SYMBOL	CONDITIONS	DAC-1408G TYPICAL	UNITS
Reference Input Slew Rate	dl/dt		4	mA/μs
Propagation Delay	t <sub>PLH</sub> , t <sub>PHL</sub>	Any Bit	30	ns
Settling Time	° t <sub>s</sub>	To $\pm 1/2$ LSB, All Bits Switched ON or OFF	250	ns
				0/07 Day A1

11-117

PMI

#### APPLICATIONS

#### **RELATIVE ACCURACY TEST CIRCUIT**



USE WITH NEGATIVE VREF



#### USE WITH POSITIVE VREF



11-118

8/87, Rev. A1

# TRANSIENT RESPONSE AND SETTLING TIME TEST CIRCUIT



8 A4 0 DAC-1508A 9 DAC-1408/ A5 0-A6 0 10 Ro A7 0 11 A8 0-12 Vo LSB OP-0 16 15pF VEE = THEORETICAL VO  $V_{O} = \frac{V_{REF}}{R14} (R_{O}) \left[ \frac{A1}{2} + \frac{A2}{4} + \frac{A3}{8} + \frac{A4}{16} + \frac{A5}{32} + \frac{A6}{64} + \frac{A7}{128} + \frac{A8}{256} \right]$ ADJUST VREF R15 OR RO SO THAT VO WITH ALL DIGITAL INPUTS AT HIGH LEVEL IS EQUAL TO 9.961 VOLTS.  $V_{O} = \frac{2V}{1k} (5k) \left[ \frac{1}{2} + \frac{1}{4} + \frac{1}{8} + \frac{1}{16} + \frac{1}{32} + \frac{1}{64} + \frac{1}{128} + \frac{1}{256} \right]$  $= 10V \frac{255}{256} = 9.961V$ 

#### GENERAL INFORMATION AND APPLICATION NOTES REFERENCE AMPLIFIER DRIVE AND COMPENSATION

The reference amplifier provides a voltage at Pin 14 for converting the reference voltage to a current, and a turnaround circuit or current mirror for feeding the ladder. The reference amplifier input current, I<sub>14</sub>, must always flow into Pin 14 regardless of the setup method or reference voltage polarity. Connections for a positive voltage are shown on the preceding page. The reference voltage source supplies the full current  $I_{14}$ . For bipolar reference signals, as in the multiplying mode, R15 can be tied to a negative voltage corresponding to the minimum input level. It is possible to eliminate R15 with only a small sacrifice in accuracy and temperature drift.

The compensation capacitor value must be increased with increases in R14 to maintain proper phase margin; for R14 values of 1.0, 2.5 and 5.0k $\Omega$ , minimum capacitor values are 15, 37, and 75pF. The capacitor may be tied to either V<sub>EE</sub> or ground, but using V<sub>EE</sub> increases negative supply rejection.

A negative reference voltage may be used if R14 is grounded and the reference voltage is applied to R15 as shown. A high input impedance is the main advantage of this method. Compensation involves a capacitor to  $V_{EE}$  on Pin 16, using the values of the previous paragraph. The negative reference voltage must be at least 4.0V above the  $V_{EE}$  supply. Bipolar input signals may be handled by connecting R14 to a positive reference voltage equal to the peak positive input level at Pin 15

When a DC reference voltage is used, capacitive bypass to ground is recommended as a reference voltage. If a well regulated 5.0V supply, which drives logic is to be used as the reference, R14 should be decoupled by connecting it to + 5.0V through another resistor and bypassing the junction of the two resistors with 0.1, Fto ground. For reference voltages greater than 5.0V, a clamp diode is recommended between Pin 14 and ground.

If Pin 14 is driven by a high impedance such as a transistor current source, none of the above compensation methods apply and the amplifier must be heavily compensated, decreasing the overall bandwidth.

#### **OUTPUT VOLTAGE RANGE**

The voltage on Pin 4 is restricted to a range of -0.6V to +0.5V when  $V_{EE} = -5V$  due to the current switching methods employed in the DAC-1508A-8.

The negative output voltage compliance of the DAC-1508A-8 is extended to -5.0V where the negative supply voltage is more negative than -10V. Using a full-scale current of 1.992mA and load resistor of  $2.5k\Omega$  between Pin 4 and ground will yield a voltage output of 256 levels between 0 and -4.980V. The value of the load resistor determines the switching time due to increased voltage swing. Values of R<sub>L</sub> up to  $500\Omega$  do not significantly affect performance but a  $2.5k\Omega$  load increases "worst case" settling time to  $1.2\mu$ s (when all bits are switched on). Refer to the subsequent text section of Settling Time for more details on output loading.

#### **OUTPUT CURRENT RANGE**

The output current maximum rating of 4.2mA may be used only for negative supply voltages more negative than -7.0V, due to the increased voltage drop across the resistors in the reference current amplifier.

.

#### ACCURACY

Absolute accuracy is the measure of each output current level with respect to its intended value, and is dependent upon relative accuracy and full-scale current drift. Relative accuracy is the measure of each output current level as a fraction of the full-scale current. The relative accuracy of the DAC-1508A-8 is essentially constant with temperature due to the excellent temperature tracking of the monolithic resistor ladder. The reference current may drift with temperature, causing a change in the absolute accuracy of output current. However, the DAC-1508A-8 has a very low full-scale current drift with temperature.

The DAC-1508A-8/DAC-1408A series is guaranteed accurate to within  $\pm 1/2$  LSB at a full-scale output current of 1.992mA. This corresponds to a reference amplifier output current drive to the ladder network of 2.0mA, with the loss of one LSB  $(8.0\mu A)$ , which is the ladder remainder shunted to ground. The input current to Pin 14 has a guaranteed value of between mA, allowing some mismatch in the NPN current 9 and 2. source pain Testing relative accuracy is accomplished by the circuit labelled "Relative Accuracy Test Circuit". The 12-bit converter is calibrated for a full scale output current of 1.992mA This is an optional step since the DAC-1508A-8 accuracy is essentially the same between 1.5 and 2.5mA Then the DAC-1508A-8 circuit's full-scale current is trimmed to the same value with R14 so that a zero value appears at the error amplifier output. The counter is activated and the error band may be displayed on an oscilloscope, detected by comparators, or stored in a peak detector.

Two 8-bit D/A converters may not be used to construct a 16-bit accuracy D/A converter. 16-bit accuracy implies a total error of  $\pm$  1/2 of one part in 65, 536, or  $\pm$  0.00076% which is much more accurate than the  $\pm$  0.19% specification provided by the DAC-1508A-8.

#### **MULTIPLYING ACCURACY**

The DAC-1508A-8 may be used in the multiplying mode with eight-bit accuracy when the reference current is varied over a range of 256:1. If the reference current in the multiplying mode ranges from  $16\mu$ A to 4.0mA, the additional error contributions are less than  $1.6\mu$ A. This is well within eight-bit accuracy when referred to full scale.

A monotonic converter is one which supplies an increase in current for each increment in the binary word. Typically, the DAC-1508A-8 is monotonic for all values of reference current above 0.5mA. The recommended range for operation with a DC reference current is 0.5 to 4.0mA.

#### SETTLING TIME

The "worst case" switching condition occurs when all bits are switched "ON", which corresponds to a low-to-high transition for all bits. This time is typically 250ns for settling to within  $\pm 1/2$  LSB, for 8-bit accuracy, and 200ns to 1/2 LSB for 7 and 6-bit accuracy. The turn off is typically under 100ns. These times apply when  $R_L \le 500\Omega$  and  $C_O \le 25$ pF.

The slowest single switch is the least significant bit. In applications where the D/A converter functions in a positivegoing ramp mode, the "worst case" switching condition does not occur, and a settling time of less than 250ns may be realized.

Extra care must be taken in board layout since this is usually the dominant factor in satisfactory test results when measuring settling time. Short leads,  $100\mu$ F supply bypassing for low frequencies, and a minimum scope lead length are all mandetory.