

# 6AM14

## Silicon N Channel / P Channel Power MOS FET Array

### Application

Hgh speed power switching

### Features

- Low on-resistance
- Low drive current
- High speed switching
- High density mounting




Table 1 Absolute Maximum Ratings ( $T_a = 25^\circ\text{C}$ )

Item	Symbol	Ratings		Unit
		Nch	Pch	
Drain to source voltage	$V_{DSS}$	60	-60	V
Gate to source voltage	$V_{GSS}$	$\pm 20$	$\pm 20$	V
Drain current	$I_D$	7	-7	A
Drain peak current	$I_{D(\text{pulse})}^*$	28	-28	A
Reverse drain current	$I_{DR}$	7	-7	A
Channel dissipation	$P_{ch}^{**}$	42		W
Channel dissipation	$P_{ch}^{**}$	4.8		W
Channel temperature	$T_{ch}$	150		$^\circ\text{C}$
Storage temperature	$T_{stg}$	-55 to +150		$^\circ\text{C}$

\*  $PW \leq 10 \mu\text{s}$ , duty cycle  $\leq 1\%$

\*\* Value at 6 Drive operation

**Table 2 Electrical Characteristics N Channel (Ta = 25°C)**

Item	Symbol	Min	Typ	Max	Unit	Test conditions
Drain to source breakdown voltage	V <sub>(BR)DSS</sub>	60	—	—	V	I <sub>D</sub> = 10 mA, V <sub>GS</sub> = 0
Gate to source breakdown voltage	V <sub>(BR)GSS</sub>	±20	—	—	V	I <sub>G</sub> = ±100 µA, V <sub>DS</sub> = 0
Gate to source leak current	I <sub>GSS</sub>	—	—	±10	µA	V <sub>GS</sub> = ±16 V, V <sub>DS</sub> = 0
Zero gate voltage drain current	I <sub>DSS</sub>	—	—	250	µA	V <sub>DS</sub> = 50 V, V <sub>GS</sub> = 0
Gate to source cutoff voltage	V <sub>GS(off)</sub>	0.5	—	1.5	V	V <sub>DS</sub> = 10 V, I <sub>D</sub> = 1 mA
Static drain to source on state resistance	R <sub>DS(on)</sub>	—	0.14	0.2	Ω	I <sub>D</sub> = 4 A V <sub>GS</sub> = 4 V *
		—	0.22	0.5	Ω	I <sub>D</sub> = 2 A V <sub>GS</sub> = 2.5 V *
Forward transfer admittance	y <sub>fs</sub>	4.0	6.5	—	S	I <sub>D</sub> = 4 A V <sub>DS</sub> = 10 V *
Input capacitance	C <sub>iss</sub>	—	500	—	pF	V <sub>DS</sub> = 10 V
Output capacitance	C <sub>oss</sub>	—	240	—	pF	V <sub>GS</sub> = 0
Reverse transfer capacitance	C <sub>rss</sub>	—	30	—	pF	f = 1 MHz
Turn-on delay time	t <sub>d(on)</sub>	—	15	—	ns	V <sub>GS</sub> = 10 V, I <sub>D</sub> = 4 A
Rise time	t <sub>r</sub>	—	90	—	ns	R <sub>L</sub> = 7.5 Ω
Turn-off delay time	t <sub>d(off)</sub>	—	110	—	ns	
Fall time	t <sub>f</sub>	—	250	—	ns	
Body-drain diode forward voltage	V <sub>DF</sub>	—	1.0	—	V	I <sub>F</sub> = 7 A, V <sub>GS</sub> = 0
Body-drain diode reverse recovery time	t <sub>rr</sub>	—	170	—	ns	I <sub>F</sub> = 7 A, V <sub>GS</sub> = 0 diF / dt = 50 A / µs

\* Pulse Test

**Table 2 Electrical Characteristics P Channel (Ta = 25°C)**

Item	Symbol	Min	Typ	Max	Unit	Test conditions
Drain to source breakdown voltage	V <sub>(BR)DSS</sub>	-60	—	—	V	I <sub>D</sub> = -10 mA, V <sub>GS</sub> = 0
Gate to source breakdown voltage	V <sub>(BR)GSS</sub>	±20	—	—	V	I <sub>G</sub> = ±100 µA, V <sub>DS</sub> = 0
Gate to source leak current	I <sub>GSS</sub>	—	—	±10	µA	V <sub>GS</sub> = ±16 V, V <sub>DS</sub> = 0
Zero gate voltage drain current	I <sub>DSS</sub>	—	—	-250	µA	V <sub>DS</sub> = -50 V, V <sub>GS</sub> = 0
Gate to source cutoff voltage	V <sub>GS(off)</sub>	-0.5	—	-1.5	V	V <sub>DS</sub> = -10 V, I <sub>D</sub> = -1 mA
Static drain to source on state resistance	R <sub>DS(on)</sub>	—	0.12	0.16	Ω	I <sub>D</sub> = -4 A V <sub>GS</sub> = -4 V *
		—	0.16	0.3	Ω	I <sub>D</sub> = -2 A V <sub>GS</sub> = -2.5 V *
Forward transfer admittance	y <sub>fs</sub>	5.0	8.0	—	S	I <sub>D</sub> = -4 A V <sub>DS</sub> = -10 V *
Input capacitance	C <sub>iss</sub>	—	1450	—	pF	V <sub>DS</sub> = -10 V
Output capacitance	C <sub>oss</sub>	—	590	—	pF	V <sub>GS</sub> = 0
Reverse transfer capacitance	C <sub>rss</sub>	—	120	—	pF	f = 1 MHz
Turn-on delay time	t <sub>d(on)</sub>	—	15	—	ns	V <sub>GS</sub> = -10 V, I <sub>D</sub> = -4 A
Rise time	t <sub>r</sub>	—	75	—	ns	R <sub>L</sub> = 7.5 Ω
Turn-off delay time	t <sub>d(off)</sub>	—	240	—	ns	
Fall time	t <sub>f</sub>	—	180	—	ns	
Body-drain diode forward voltage	V <sub>DF</sub>	—	-1.0	—	V	I <sub>F</sub> = -7 A, V <sub>GS</sub> = 0
Body-drain diode reverse recovery time	trr	—	210	—	ns	I <sub>F</sub> = -7 A, V <sub>GS</sub> = 0 diF / dt = 50A / µs

\* Pulse Test

