

October 2000 Revised January 2005

FST34170 17-Bit to 34-Bit Multiplexer/Demultiplexer Bus Switch

General Description

The Fairchild Switch FST34170 is a 17-bit to 34-bit highspeed CMOS TTL-compatible multiplexer/demultiplexer bus switch. The low on resistance of the switch allows inputs to be connected to outputs without adding propagation delay or generating additional ground bounce noise.

The device can be used in applications where two buses need to be addressed simultaneously. The FST34170 is designed so that the A Port demultiplexes into B_1 or B_2 or both.

Two select (SEL_1 , SEL_2) inputs provide switch enable con-

Features

- Slower Output Enable times prevent signal disruption
- \blacksquare 4 Ω switch connection between two ports
- Minimal propagation delay through the switch
- Low I_{CC}
- Zero bounce in flow-through mode
- Control inputs compatible with TTL level
- See Applications Note AN-5008 for details

Ordering Code:

Order Number	Package Number	Package Description
FST34170MTD (Note 1)	MTD56	56-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 6.1mm Wide
FST34170MTDX_NL (Note 2)	MTD56	Pb-Free 56-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 6.1mm Wide

Note 1: Devices also available in Tape and Reel. Specify by appending the suffix letter "X" to the ordering code.

Note 2: "_NL" indicates Pb-Free product (per JEDEC J-STD-020B). Device is available in Tape and Reel only.

UHC™ is a trademark of Fairchild Semiconductor Corporation.


© 2005 Fairchild Semiconductor Corporation

DS500450

www.fairchildsemi.com

FST34170

Logic Diagram



Truth Table

Inp	uts	Function		
SEL ₁	SEL ₂			
L	Н	x A = x B ₁		
Н	L	$x A = x B_2$		
L	L	$x A = x B_1 $ and $x B_2$		
Н	Н	Switch Open		

Connection Diagram



Pin Descriptions

Pin Name	Description				
SEL ₁ , SEL ₂	Select Inputs				
А	Bus A				
B ₁ , B ₂	Bus B				

Absolute Maximum Ratings(Note 3)

 $\label{eq:supply Voltage VCC} Supply Voltage (V_{CC}) & -0.5V to +7.0V \\ DC Switch Voltage (V_S) (Note 4) & -0.5V to +7.0V \\ \end{array}$

DC Input Control Pin Voltage

Recommended Operating Conditions (Note 6)

Power Supply Operating (V_{CC}) 4.0V to 5.5V

 $\begin{array}{ll} \text{Input Voltage (V}_{\text{IN}}) & \text{OV to 5.5V} \\ \text{Output Voltage (V}_{\text{OUT}}) & \text{OV to 5.5V} \\ \end{array}$

Input Rise and Fall Time (t_r, t_f)

Switch Control Input 0nS/V to 5nS/V
Switch I/O 0nS/V to DC

Free Air Operating Temperature (T_A) $-40 \, ^{\circ}\text{C}$ to $+85 \, ^{\circ}\text{C}$

Note 3: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the Electrical Characteristics tables are not guaranteed at the absolute maximum rating. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Note 4: V_S is the voltage observed/applied at either the A or B Ports across the switch.

Note 5: The input and output negative voltage ratings may be exceeded if the input and output diode current ratings are observed.

Note 6: Unused control inputs must be held HIGH or LOW. They may not float

DC Electrical Characteristics

	Symbol Parameter		T _A = -40 °C to +85 °C					
Symbol			Min	Тур	Max	Units	Conditions	
		(V)		(Note 7)				
V _{IK}	Clamp Diode Voltage	4.5			-1.2	V	I _{IN} = -18mA	
V _{IH}	HIGH Level Input Voltage	4.0-5.5	2.0			V		
V _{IL}	LOW Level Input Voltage	4.0-5.5			0.8	V		
I _I	Input Leakage Current	5.5			±1.0	μА	$0 \le V_{IN} \le 5.5V$	
		0			10	μА	V _{IN} = 5.5V	
I _{OZH} , I _{OZL}	OFF-STATE Leakage Current	5.5			±1.0	μА	$0 \le A, \le V_{CC}, V$	
I _{OZH} , I _{OZL}	OFF-STATE Leakage Current	5.5			±1.0	μА	$0 \le B$, $\le V_{CC}$, V	
R _{ON}	Switch On Resistance	4.5		4	7	Ω	V _{IN} = 0V, I _{IN} = 64 mA	
	(Note 8)	4.5		4	7	Ω	V _{IN} = 0V, I _{IN} = 30 mA	
		4.5		8	14	Ω	V _{IN} = 2.4V, I _{IN} = 15 mA	
		4.0		11	20	Ω	V _{IN} = 2.4V, I _{IN} = 15 mA	
I _{CC}	Quiescent Supply Current	5.5			3	μА	V _{IN} = V _{CC} or GND, I _{OUT} = 0	
ΔI _{CC}	Increase in I _{CC} per Input	5.5			2.5	mA	One input at 3.4V	
							Other inputs at V _{CC} or GND	

Note 7: Typical values are at $V_{CC} = 5.0V$ and $T_A = +25^{\circ}C$

Note 8: Measured by the voltage drop between A and B pins at the indicated current through the switch. On resistance is determined by the lower of the voltages on the two (A or B) pins.

AC Electrical Characteristics

Symbol	Parameter	$T_A = -40$ °C to +85 °C, $C_L = 50$ pF, RU= RD = 500Ω				Units	Conditions	Figure No.
		V _{CC} = 4.5 - 5.5V		V _{CC} = 4.0V		J.III.3	Conditions	rigare No.
		Min	Max	Min	Max			
t _{PHL} , t _{PLH}	A or B, to B or A (Note 9)		0.25		0.25	ns	V _I = OPEN	Figures 1, 2
t _{PZH}	Output Enable Time,		30.0		35.0	35.0 ns	V _I = OPEN for t _{PZH}	Figures 1, 2
	SEL to A, B	7.0	30.0		33.0	115	VI = OF LINIOI (PZH	rigules 1, 2
t _{PZL}	Output Enable Time,		30.0		35.0	ns	$V_I = 7V$ for t_{P7I}	Figures 1, 2
	SEL to A, B	7.0	30.0		33.0	115	VI = 7 V IOI tPZL	1 190105 1, 2
t _{PHZ}	Output Disable Time, SEL to A, B 1.0 6.9 7.3		6.0		7.2	ns	V _I = OPEN for t _{PH7}	Figures 1, 2
			7.5	115	VI = OF LIVIOI (PHZ	rigules 1, 2		
t _{PLZ}	Output Disable Time,	9,		7.7	7.7	ns	$V_1 = 7V$ for $t_{Pl,7}$	Figures 1, 2
	SEL to A, B	1.0	1.1		1.1	115	vi – v v ioi tPLZ	rigules 1, 2


Note 9: This parameter is guaranteed by design but is not tested. The bus switch contributes no propagation delay other than the RC delay of the typical On resistance of the switch and the 50pF load capacitance, when driven by an ideal voltage source (zero output impedance).

Capacitance (Note 10)

Symbol	Parameter	Тур	Max	Units	Conditions
C _{IN}	Control Pin Input Capacitance	4		pF	V _{CC} = 5.0V
C _{I/O OFF}	Input/Output Capacitance "OFF State"	8		pF	V _{CC} = 5.0V, Switch OFF

Note 10: $T_A = +25$ °C, f = 1 MHz, Capacitance is characterized but not tested.

AC Loading and Waveforms



Note: Input driven by 50Ω source terminated in 50Ω Note: C_L includes load and stray capacitance, C_L = 50 pF

Note: Input PRR = 1.0 MHz, $t_W = 500 \text{ ns}$

FIGURE 1. AC Test Circuit





FIGURE 2. AC Waveforms

www.fairchildsemi.com



56-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 6.1mm Wide Package Number MTD56

Technology Description

The Fairchild Switch family derives from and embodies Fairchild's proven switch technology used for several years in its 74LVX3L384 (FST3384) bus switch product.

Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

www.fairchildsemi.com

www.fairchildsemi.com