

TSM5N50

500V N-Channel Power MOSFET



TO-220



Pin Definition:

- 1. Gate
- Drain
 Source

PRODUCT SUMMARY

V _{DS} (V)	$R_{DS(on)}(\Omega)$	I _D (A)
500	1.8 @ V _{GS} =10V	2.2

General Description

The TSM5N50 N-Channel enhancement mode Power MOSFET is produced by planar stripe DMOS technology. This advanced technology has been especially tailored to minimize on-state resistance, provide superior switching performance, and withstand high energy pulse in the avalanche and commutation mode. These devices are well suited for high efficiency switch mode power supply, power factor correction, electronic lamp ballast based on half bridge.


Features

- Low gate charge typical @ 13nC
- Low Crss typical @ 8.5pF
- Fast Switching
- 100% avalanche tested
- Improved dv/dt capability

Ordering Information

Part No.	Package	Packing
TSM5N50CZ C0	TO-220	50pcs / Tube

Block Diagram



N-Channel MOSFET

Absolute Maximum Rating (Ta = 25°C unless otherwise noted)

Parameter	Symbol	Limit	Unit
Drain-Source Voltage	V_{DS}	500	V
Gate-Source Voltage	V_{GS}	±30	V
Continuous Drain Current	I _D	4.5	Α
Pulsed Drain Current	I _{DM}	18	Α
Continuous Source Current (Diode Conduction)	I _S	4.5	Α
Peak Diode Recovery (Note 2)	dv/dt	4.5	V/ns
Single Pulse Drain to Source Avalanche Energy (Note 3)	EAS	300	mJ
Maximum Power Dissipation @Ta = 25°C	P _D	85	W
Operating Junction and Storage Temperature Range	T _J , T _{STG}	-55 to +150	°C

Thermal Performance

Parameter	Symbol	Limit	Unit	
Thermal Resistance - Junction to Case	R⊖ _{JC}	1.47	°C/W	
Thermal Resistance - Junction to Ambient	RO _{JA}	62.5	°C/W	

Notes: Surface mounted on FR4 board t ≤ 10sec



TSM5N50

500V N-Channel Power MOSFET




Electrical Specifications (Ta = 25°C unless otherwise noted)

Parameter	Conditions	Symbol	Min	Тур	Max	Unit
Static						
Drain-Source Breakdown Voltage	$V_{GS} = 0V, I_D = 250uA$	BV _{DSS}	500		-	V
Drain-Source On-State Resistance	$V_{GS} = 10V, I_D = 2.2A$	R _{DS(ON)}	-	1.36	1.8	Ω
Gate Threshold Voltage	$V_{DS} = V_{GS}, I_{D} = 250uA$	$V_{GS(TH)}$	3.0		5.0	V
Zero Gate Voltage Drain Current	$V_{DS} = 500V, V_{GS} = 0V$	I _{DSS}	-		1	uA
Gate Body Leakage	$V_{GS} = \pm 30V, V_{DS} = 0V$	I _{GSS}	1		±100	nA
Forward Transconductance	$V_{DS} = 50V, I_{D} = 2.2A$	g _{fs}	1	4	I	S
Diode Forward Voltage	$I_S = 4.5A$, $V_{GS} = 0V$	V_{SD}	1		1.4	V
Dynamic ^b						
Total Gate Charge	$V_{DS} = 250V, I_D = 4.5A,$	Q_{g}	1	13	17	
Gate-Source Charge	$V_{DS} = 250V, I_D = 4.5A,$ $V_{GS} = 10V$	Q_gs	-	3.4		nC
Gate-Drain Charge	V _{GS} = 10V	Q_{gd}	1	6.4		
Input Capacitance	V _{DS} = 25V, V _{GS} = 0V, f = 1.0MHz	C _{iss}	ŀ	470	610	
Output Capacitance		C _{oss}	-	75	95	pF
Reverse Transfer Capacitance	1 = 1.0MHZ	C _{rss}		8.5	11	
Switching ^c						
Turn-On Delay Time		$t_{d(on)}$	-	13	35	
Turn-On Rise Time	$V_{GS} = 10V, I_D = 4.5A,$	t _r	-	55	120	
Turn-Off Delay Time	$V_{DD} = 250V, R_G = 25\Omega$	$t_{d(off)}$	1	25	60	nS
Turn-Off Fall Time		t _f	1	35	80	
Reverse Recovery Time	$V_{GS} = 0V, I_S = 4.5A,$	t _{fr}	-	215		<u></u>
Reverse Recovery Charge	$dI_F/dt = 100A/us$	Q _{fr}	-	1.26		uC

Notes:

- 1. Pulse test: pulse width ≤300uS, duty cycle ≤2%
- 2. I_{SD}<4.5A, di/dt<200A/us, VDD<BV_{DSS}

- IsD 41.0A, divid \$2507kds, VDD 55VDSS
 V_{DD} = 50V, V_{GS}=10V, I_{AS}=4.5A, L=27mH, R_G=25Ω
 For design reference only, not subject to production testing.
 Switching time is essentially independent of operating temperature.



Switching Test Circuit

Switchin Waveforms






SEMICONDUCTOR PoHS


500V N-Channel Power MOSFET

Electrical Characteristics Curve (Ta = 25°C, unless otherwise noted)




On-Resistance vs. Drain Current


VDS - Drain-to-Source Voltage (V)




On-Resistance vs. Junction Temperature




Transfer Characteristics



Gate Charge



Source-Drain Diode Forward Voltage











500V N-Channel Power MOSFET


Electrical Characteristics Curve (Ta = 25°C, unless otherwise noted)

On-Resistance vs. Gate-Source Voltage






Maximum Safe Operating Area



Normalized Thermal Transient Impedance, Junction-to-Ambient



Square Wave Pulse Duration (sec)








500V N-Channel Power MOSFET


TO-220 Mechanical Drawing

Μ



TO-220 DIMENSION					
DIM	MILLIMETERS		INCHES		
ווועו	MIN	MAX	MIN	MAX	
Α	10.000	10.500	0.394	0.413	
В	3.740	3.910	0.147	0.154	
С	2.440	2.940	0.096	0.116	
D	-	6.350	-	0.250	
Е	0.381	1.106	0.015	0.040	
F	2.345	2.715	0.092	0.058	
G	4.690	5.430	0.092	0.107	
Н	12.700	14.732	0.500	0.581	
J	14.224	16.510	0.560	0.650	
K	3.556	4.826	0.140	0.190	
L	0.508	1.397	0.020	0.055	
М	27.700	29.620	1.060	1.230	
Ν	2.032	2.921	0.080	0.115	
0	0.255	0.610	0.010	0.024	
Р	5.842	6.858	0.230	0.270	

Marking Diagram



Y = Year Code

M = Month Code

(A=Jan, B=Feb, C=Mar, D=Apl, E=May, F=Jun, G=Jul, H=Aug, I=Sep, J=Oct, K=Nov, L=Dec)

L = Lot Code



TSM5N50

500V N-Channel Power MOSFET

Notice

Specifications of the products displayed herein are subject to change without notice. TSC or anyone on its behalf, assumes no responsibility or liability for any errors or inaccuracies.

Information contained herein is intended to provide a product description only. No license, express or implied, to any intellectual property rights is granted by this document. Except as provided in TSC's terms and conditions of sale for such products, TSC assumes no liability whatsoever, and disclaims any express or implied warranty, relating to sale and/or use of TSC products including liability or warranties relating to fitness for a particular purpose, merchantability, or infringement of any patent, copyright, or other intellectual property right.

The products shown herein are not designed for use in medical, life-saving, or life-sustaining applications. Customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify TSC for any damages resulting from such improper use or sale.