16M x32 Mobile-DDR SDRAM



Document Title

16M x32 Mobile-DDR SDRAM

Revision History

Revision No.	<u>History</u>	Draft Date	<u>Remark</u>
0.0	- First version for target specification	October 27. 2004	Target
0.1	- Insertion of PKG dimension of 90FBGA JEDEC Standard type.	December 13. 2004	Target
0.2	- Preliminary Datasheet - Insertion DC Current value.	December 20. 2004	Preliminary
0.3	Changing Frequency from DDR333/DDR266 to DDR266/DDR222. Updating DC current value. Changing expression of PKG dimension.	February 15. 2005	Preliminary
0.4	- Changing format with JEDEC standard type.	February 18. 2005	Preliminary
0.5	Insertion of Normal power bin.Changing IDD3P/3PSChanging IDD6 limit.	September 07. 2005	Preliminary
0.6	 Define maximum burst refresh cycle. Add a note related with Vdd & Vddq. Add a note related with IDD8. 	October 18. 2005	Preliminary



16M x32 Mobile-DDR SDRAM

FEATURES

- 1.8V power supply, 1.8V I/O power
- Double-data-rate architecture; two data transfers per clock cycle
- Bidirectional data strobe(DQS)
- · Four banks operation
- 1 /CS
- 1 CKE
- Differential clock inputs(CK and CK)
- · MRS cycle with address key programs
 - CAS Latency (2, 3)
 - Burst Length (2, 4, 8, 16)
 - Burst Type (Sequential & Interleave)
 - Partial Self Refresh Type (Full, 1/2, 1/4 Array)
 - Output Driver Strength Control (Full, 1/2, 1/4, 1/8)
- Internal Temperature Compensated Self Refresh
- Deep Power Down Mode
- All inputs except data & DM are sampled at the positive going edge of the system clock(CK).
- Data I/O transactions on both edges of data strobe, DM for masking.
- Edge aligned data output, center aligned data input.
- . No DLL; CK to DQS is not synchronized.
- DM0 DM3 for write masking only.
- · Auto refresh duty cycle
 - 7.8us for -25 to 85 °C

Operating Frequency

	DDR266	DDR222
Speed @CL2*1	83Mhz	66Mhz
Speed @CL3 ^{*1}	133Mhz	111Mhz

Address configuration

Organization	Bank	Row	Column
16M x32	BA0,BA1	A0 - A12	A0 - A8

⁻ DM is internally loaded to match DQ and DQS identically.

Ordering Information

Part No.	Max Freq.	Interface	Package
K4X51323PC-7(8)E/GC3	133MHz(CL=3),83MHz(CL=2)	LVCMOS	90FBGA
K4X51323PC-7(8)E/GCA	111MHz(CL=3),66MHz(CL=2)	2.0.000	Pb (Pb Free)

^{- 7(8)}E: 90FBGA Pb(Pb Free), Normal Power, Extended Temperature(-25 °C ~ 85 °C)

INFORMATION IN THIS DOCUMENT IS PROVIDED IN RELATION TO SAMSUNG PRODUCTS, AND IS SUBJECT TO CHANGE WITHOUT NOTICE. NOTHING IN THIS DOCUMENT SHALL BE CONSTRUED AS GRANTING ANY LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE, TO ANY INTELLECTUAL PROPERTY RIGHTS IN SAMSUNG PRODUCTS OR TECHNOLOGY. ALL INFORMATION IN THIS DOCUMENT IS PROVIDED ON AS "AS IS" BASIS WITHOUT GUARANTEE OR WARRANTY OF ANY KIND.

1. For updates or additional information about Samsung products, contact your nearest Samsung office


2. Samsung products are not intended for use in life support, critical care, medical, safety equipment, or similar applications where Product failure could result in loss of life or personal or physical harm, or any military or defense application, or any governmental procurement to which special terms or provisions may apply.



Note:
1. CAS Latency


^{- 7(8)}G : 90FBGA Pb(Pb Free), Low Power, Extended Temperature(-25 °C ~ 85 °C) - C3/CA : 133MHz(CL=3) / 111MHz(CL=3)

FUNCTIONAL BLOCK DIAGRAM







Package Dimension and Pin Configuration



	< Top View*2 >								
90Ball(6x15) FBGA									
1 2 3 7 8 9									
Α	Vss	DQ31	Vssq	VDDQ	DQ16	VDD			
В	VDDQ	DQ29	DQ30	DQ17	DQ18	Vssq			
С	Vssq	DQ27	DQ28	DQ19	DQ20	VDDQ			
D	VDDQ	DQ25	DQ26	DQ21	DQ22	Vssq			
Е	Vssq	DQS3	DQ24	DQ23	DQS2	VDDQ			
F	VDD	DM3	NC	NC	DM2	Vss			
G	CKE	CK	CK	WE	CAS	RAS			
Н	A9	A11	A12	CS	BA0	BA1			
J	A6	A7	A8	A10	A0	A1			
K	A4	DM1	A5	A2	DM0	A3			
L	Vssq	DQS1	DQ8	DQ7	DQS0	VDDQ			
М	VDDQ	DQ9	DQ10	DQ5	DQ6	Vssq			
N	Vssq	DQ11	DQ12	DQ3	DQ4	VDDQ			
Р	VDDQ	DQ13	DQ14	DQ1	DQ2	Vssq			
R	Vss	DQ15	Vssq	VDDQ	DQ0	VDD			



< Top View*1 >



Ball Name	Ball Function
CK, CK	System Differential Clock
CS	Chip Select
CKE	Clock Enable
A0 ~ A12	Address
BA0 ~ BA1	Bank Select Address
RAS	Row Address Strobe
CAS	Column Address Strobe
WE	Write Enable
DM0~3	Data Input Mask
DQS0~3	Data Strobe
DQ0 ~ 31	Data Input/Output
VDD/Vss	Power Supply/Ground
VDDQ/Vssq	Data Output Power/Ground

[Unit::mm]

Symbol	Min	Тур	Max
Α	-	-	1.00
A ₁	0.25	-	-
Е	10.9	11.0	11.1
E ₁	-	6.40	-
D	13.2	13.0	13.1
D ₁	-	11.2	-
е	-	0.80	-
b	0.45	0.50	0.55
Z	-	-	0.10



Revision 0.6 October 2005

Input/Output Function Description

SYMBOL	TYPE	DESCRIPTION
CK, CK	Input	Clock : CK and \overline{CK} are differential clock inputs. All address and control input signals are sampled on the crossing of the positive edge of CK and negative edge of \overline{CK} . Internal clock signals are derived from \overline{CK} .
CKE	Input	Clock Enable: CKE HIGH activates, and CKE LOW deactivates internal clock signals, and device input buffers and output drivers. Taking CKE LOW provides PRECHARGE POWER-DOWN and SELF REFRESH operation (all banks idle), or ACTIVE POWER-DOWN (row ACTIVE in any banks). CKE is synchronous for all functions except for disabling outputs, which is achieved asynchronously. Input buffers, excluding CK, $\overline{\text{CK}}$ and CKE, are disabled during power-down and self refresh mode which are contrived for low standby power consumption.
<u>cs</u>	Input	Chip Select : $\overline{\text{CS}}$ enables(registered LOW) and disables(registered HIGH) the command decoder. All commands are masked when $\overline{\text{CS}}$ is registered HIGH. $\overline{\text{CS}}$ provides for external bank selection on systems with multiple banks. $\overline{\text{CS}}$ is considered part of the command code.
RAS, CAS, WE	Input	Command Inputs : RAS, CAS and WE (along with CS) define the command being entered.
DM0,DM1, DM2,DM3	Input	Input Data Mask: DM is an input mask signal for write data. Input data is masked when DM is sampled HIGH along with that input data during a WRITE access. DM is sampled on both edges of DQS. DM pins include dummy loading internally, to match the DQ and DQS loading. For the x32, DM0 corresponds to the data on DQ0-DQ7; DM1 corresponds to the data on DQ8-DQ15, DM2 corresponds to the data on DQ16-DQ23, DM3 corresponds to the data on DQ24-DQ31
BA0, BA1	Input	Bank Addres Inputs: BA0 and BA1 define to which bank an ACTIVE, READ, WRITE or PRECHARGE command is being applied.
A [n : 0]	Input	Address Inputs: Provide the row address for ACTIVE commands, and the column address and AUTO PRECHARGE bit for READ/WRITE commands, to select one location out of the memory array in the respective bank. A10 sampled during a PRECHARGE command determines whether the PRECHARGE applies to one bank (A10 LOW) or all banks (A10 HIGH). If only one bank is to be precharged, the bank is selected by BA0, BA1. The address inputs also provide the op-code during a MODE REGISTER SET command. BA0 and BA1 determines which mode register (mode register or extended mode register) is loaded during the MODE REGISTER SET command.
DQ	I/O	Data Input/Output : Data bus
DQS0,DQS1, DQS2,DQS3	I/O	Data Strobe: Output with read data, input with write data. Edge-aligned with read data, centered in write data. it is used to fetch write data. For the x32, DQS0 corresponds to the data on DQ0-DQ7; DQS1 corresponds to the data on DQ8-DQ15,DQS2 corresponds to the data on DQ16-DQ23, DQS3 corresponds to the data on DQ24-DQ31
NC	-	No Connect : No internal electrical connection is present.
VDDQ	Supply	DQ Power Supply : 1.7V to 1.95V
VSSQ	Supply	DQ Ground.
VDD	Supply	Power Supply : 1.7V to 1.95V
VSS	Supply	Ground.



Functional Description




Figure.1 State diagram



Mode Register Definition

Mode Register Set(MRS)

The mode register is designed to support the various operating modes of DDR SDRAM. It includes Cas latency, addressing mode, burst length, test mode and vendor specific options to make DDR SDRAM useful for variety of applications. The default value of the mode register is not defined, therefore the mode register must be written in the power up sequence of DDR SDRAM. The mode register is written by asserting low on \overline{CS} , \overline{RAS} , \overline{CAS} and \overline{WE} (The DDR SDRAM should be in active mode with CKE already high prior to writing into the mode register). The states of address pins A0 ~ A12 and BA0, BA1 in the same cycle as \overline{CS} , \overline{RAS} , \overline{CAS} and \overline{WE} going low are written in the mode register. Two clock cycles are required to complete the write operation in the mode register. Even if the power-up sequence is finished and some read or write operation is executed afterward, the mode register contents can be changed with the same command and two clock cycles. This command must be issued only when all banks are in the idle state. If mode register is changed, extended mode register automatically is reset and come into default state. So extended mode register must be set again. The mode register is divided into various fields depending on functionality. The burst length uses A0 ~ A2, addressing mode uses A3, Cas latency(read latency from column address) uses A4 ~ A6, A7 ~ A12 is used for test mode. BA0 and BA1 must be set to low for proper MRS operation.




Figure.2 Mode Register Set

Note:

RFU(Reserved for future use) should stay "0" during MRS cycle



Burst address ordering for burst length

Burst Length	Starting Address (A3, A2, A1, A0)	Sequential Mode	Interleave Mode
°	2 xxx0 0, 1		0, 1
2	xxx1	1, 0	1, 0
	xx00	0, 1, 2, 3	0, 1, 2, 3
4	xx01	1, 2, 3, 0	1, 0, 3, 2
4	xx10	2, 3, 0, 1	2, 3, 0, 1
	xx11	3, 0, 1, 2	3, 2, 1, 0
	x000	0, 1, 2, 3, 4, 5, 6, 7	0, 1, 2, 3, 4, 5, 6, 7
	x001	1, 2, 3, 4, 5, 6, 7, 0	1, 0, 3, 2, 5, 4, 7, 6
	x010	2, 3, 4, 5, 6, 7, 0, 1	2, 3, 0, 1, 6, 7, 4, 5
8	x011	3, 4, 5, 6, 7, 0, 1, 2	3, 2, 1, 0, 7, 6, 5, 4
8	x100	4, 5, 6, 7, 0, 1, 2, 3	4, 5, 6, 7, 0, 1, 2, 3
	x101	5, 6, 7, 0, 1, 2, 3, 4	5, 4, 7, 6, 1, 0, 3, 2
	x110	6, 7, 0, 1, 2, 3, 4, 5	6, 7, 4, 5, 2, 3, 0, 1
	x111	7, 0, 1, 2, 3, 4, 5, 6	7, 6, 5, 4, 3, 2, 1, 0
	0000	0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14,15	0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14,15
	0001	1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14,15, 0	1, 0, 3, 2, 5, 4, 7, 6, 9, 8, 11,10,13,12,15,14
	0010	2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14,15, 0, 1	2, 3, 0, 1, 6, 7, 4, 5,10,11, 8, 9, 14,15,12,13
	0011	3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14,15, 0, 1, 2	3, 2, 1, 0, 7, 6, 5, 4,11,10, 9, 8, 15,14,13,12
	0100	4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14,15, 0, 1, 2, 3	4, 5, 6, 7, 0, 1, 2, 3,12,13,14,15, 8, 9, 10,11
	0101	5, 6, 7,8, 9, 10, 11, 12, 13, 14,15, 0, 1, 2, 3, 4	5, 4, 7, 6, 1, 0, 3, 2,13,12,15,14, 9, 8,11,10
	0110	6, 7, 8, 9, 10, 11, 12, 13, 14,15, 0, 1, 2, 3, 4, 5	6, 7, 4, 5, 2, 3, 0, 1,14,15,12,13,10,11, 8, 9
16	0111	7, 8, 9, 10, 11, 12, 13, 14,15, 0, 1, 2, 3, 4, 5, 6	7, 6, 5, 4, 3, 2, 1, 0, 15,14,13,12,11,10, 9, 8
10	1000	8, 9, 10, 11, 12, 13, 14,15, 0, 1, 2, 3, 4, 5, 6, 7	8, 9,10,11,12,13,14,15, 0, 1, 2, 3, 4, 5, 6, 7
	1001	9, 10, 11, 12, 13, 14,15, 0, 1, 2, 3, 4, 5, 6, 7, 8	9, 8, 11,10,13,12,15,14,1, 0, 3, 2, 5, 4, 7, 6
	1010	10, 11, 12, 13, 14, 15, 0, 1, 2, 3, 4, 5, 6, 7, 8, 9	10,11, 8, 9, 14,15,12,13, 2, 3, 0, 1, 6, 7, 4, 5
	1011	11, 12, 13, 14, 15, 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10	11,10, 9, 8, 15,14,13,12, 3, 2, 1, 0, 7, 6, 5, 4
	1100	12, 13, 14, 15, 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11	12,13,14,15, 8, 9, 10,11, 4, 5, 6, 7, 0, 1, 2, 3
	1101	13, 14, 15, 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11,12	13,12,15,14, 9, 8,11,10, 5, 4, 7, 6, 1, 0, 3, 2
	1110	14, 15, 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13	14,15,12,13,10,11, 8, 9, 6, 7, 4, 5, 2, 3, 0, 1
	1111	15, 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14	15,14,13,12,11,10, 9, 8, 7, 6, 5, 4, 3, 2, 1, 0



Extended Mode Register Set(EMRS)

The extended mode register is designed to support partial array self refresh or driver strength control. EMRS cycle is not mandatory and the EMRS command needs to be issued only when either PASR or DS is used. The default state without EMRS command issued is half driver strength, and Full array refreshed. The extended mode register is written by asserting low on \overline{CS} , \overline{RAS} , \overline{CAS} , \overline{WE} and high on BA1, low on BA0(The DDR SDRAM should be in all bank precharge with CKE already high prior to writing into the extended mode register). The state of address pins A0 ~ A12 in the same cycle as \overline{CS} , \overline{RAS} , \overline{CAS} and \overline{WE} going low is written in the extended mode register. Two clock cycles are required to complete the write operation in the extended mode register. Even if the power-up sequence is finished and some read or write operations is executed afterward, the mode register contents can be changed with the same command and two clock cycles. But this command must be issued only when all banks are in the idle state. A0 - A2 are used for partial array self refresh and A5 - A6 are used for driver strength control. "High" on BA1 and Low" on BA0 are used for EMRS. All the other address pins except A0,A1,A2,A5,A6, BA1, BA0 must be set to low for proper EMRS operation. Refer to the table for specific codes.

Extended MRS for PASR(Partial Array Self Refresh) & DS(Driver Strength Control)




Figure.3 Extended Mode Register Set

Note:

RFU(Reserved for future use) should stay "0" during EMRS cycle



Internal Temperature Compensated Self Refresh (TCSR)

Note:

- 1. In order to save power consumption, Mobile DDR SDRAM includes the internal temperature sensor and control units to control the self refresh cycle automatically according to the three temperature ranges; 45 °C and 85 °C.
- 2. If the EMRS for external TCSR is issued by the controller, this EMRS code for TCSR is ignored.
- 3. It has +/- 5 °C tolerance.

			Self Refresh	Current (IDD6)		
Temperature Range		- E			- G		Unit
	Full Array	1/2 Array	1/4 Array	Full Array	1/2 Array	1/4 Array	
45 °C*3	300	270	255	250	220	205	uA
85 °C	600	500	450	500	400	350	uA

Partial Array Self Refresh (PASR)

Note

- 1. In order to save power consumption, Mobile-DDR SDRAM includes PASR option.
- 2. Mobile-DDR SDRAM supports three kinds of PASR in self refresh mode; Full array, 1/2 Array, 1/4 Array.

BA1=0 BA0=0	BA1=0 BA0=1	BA1=0 BA0=0	BA1=0 BA0=1		BA1=0 BA0=0	BA1=0 BA0=1	
BA1=1 BA0=0	BA1=1 BA0=1	BA1=1 BA0=0	BA1=1 BA0=1		BA1=1 BA0=0	BA1=1 BA0=1	
- Full /	Array	- 1/2 A	ırray		- 1/4 A	Array	
					Part	ial Self Re	efresh Area

Figure.4 EMRS code and TCSR, PASR



Absolute maximum ratings

Parameter	Symbol	Value	Unit
Voltage on any pin relative to $V_{\mbox{\scriptsize SS}}$	V _{IN} , V _{OUT}	-0.5 ~ 2.7	V
Voltage on V _{DD} supply relative to V _{SS}	V _{DD}	-0.5 ~ 2.7	V
Voltage on $V_{\mbox{\scriptsize DDQ}}$ supply relative to $V_{\mbox{\scriptsize SS}}$	V _{DDQ}	-0.5 ~ 2.7	V
Storage temperature	T _{STG}	-55 ~ + 150	°C
Power dissipation	P _D	1.0	W
Short circuit current	los	50	mA

Note:
Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded.
Functional operation should be restricted to recommend operation condition.
Exposure to higher than recommended voltage for extended periods of time could affect device reliability.

DC Operating Conditions

Recommended operating conditions(Voltage referenced to VSS=0V, Tc = -25°C to 85°C)

Parameter	Symbol	Min	Max	Unit	Note
Supply voltage(for device with a nominal VDD of 1.8V)	VDD	1.7	1.95	٧	1
I/O Supply voltage	VDDQ	1.7	1.95	٧	1
Input logic high voltage	VIH(DC)	0.7 x VDDQ	VDDQ+0.3	V	2
Input logic low voltage	VIL(DC)	-0.3	0.3 x VDDQ	V	2
Output logic high voltage	VOH(DC)	0.9 x VDDQ	-	٧	IOH = -0.1mA
Output logic low voltage	VOL(DC)	-	0.1 x VDDQ	V	IOL = 0.1mA
Input leakage current	II	-2	2	uA	
Output leakage current	IOZ	-5	5	uA	

- Note:
 1. Under all conditions, VDDQ must be less than or equal to VDD.
 2. These parameters should be tested at the pin on actual components and may be checked at either the pin or the pad in simulation.



DC CHARACTERISTICS

Recommended operating conditions (Voltage referenced to Vss = 0V, Tc = -25 to 85°C)

Parameter	Symbol	Test Condition			DDR266	DDR222	Unit
Operating Current (One Bank Active)	IDD0	tRC = tRCmin ; tCK = tCKmin ; CKE is HIGH; CS is HIGH between valid commands; address inputs are SWITCHING; data bus inputs are STABLE		80	70	mA	
Precharge Standby Current in	IDD2P	all banks idle, CKE is LOW; CS is HIGH, tCK = t CKmin SWITCHING; data bus inputs are STABLE	; address and control i	nputs are	0	.3	mA
power-down mode	IDD2PS	all banks idle, CKE is LOW; $\overline{\text{CS}}$ is HIGH, CK = LOW, $\overline{\text{CK}}$ inputs are SWITCHING; data bus inputs are STABLE	= HIGH; address and	control	0	.3	III/
Precharge Standby Current	IDD2N	all banks idle, CKE is HIGH; $\overline{\text{CS}}$ is HIGH, tCK = t CKmin SWITCHING; data bus inputs are STABLE	;address and control i	nputs are	12	10	mA
in non power-down mode	IDD2NS	all banks idle, CKE is HIGH; $\overline{\text{CS}}$ is HIGH, CK = LOW, $\overline{\text{CK}}$ inputs are SWITCHING; data bus inputs are STABLE	= HIGH; address and	l control	8	7	IIIA
Active Standby Current	IDD3P	one bank active, CKE is LOW; $\overline{\text{CS}}$ is HIGH, tCK = tCKmir SWITCHING; data bus inputs are STABLE	;address and control	inputs are		6	
in power-down mode	IDD3PS	one bank active, CKE is LOW; $\overline{\text{CS}}$ is HIGH, CK = LOW, inputs are SWITCHING; data bus inputs are STABLE	CK = HIGH;address ar	nd control	;	3	mA
Active Standby Current	IDD3N	one bank active, CKE is HIGH; \overline{CS} is HIGH, tCK = tCKmin ;address and control inputs are SWITCHING; data bus inputs are STABLE			25	20	
in non power-down mode (One Bank Active)	IDD3NS	one bank active, CKE is HIGH; $\overline{\text{CS}}$ is HIGH, CK = LOW, $\overline{\text{CK}}$ = HIGH; address and control inputs are SWITCHING; data bus inputs are STABLE			20	15	mA
Operating Current	IDD4R	one bank active; BL = 4; CL = 3; tCK = tCKmin; continuous read bursts; I OUT = 0 mA address inputs are SWITCHING; 50% data change each burst transfer			125	105	
(Burst Mode)	IDD4W	one bank active; BL = 4; tCK = tCKmin ; continuous write bursts;address inputs are SWITCHING; 50% data change each burst transfer		100	90	→ mA	
Refresh Current	IDD5	tRC = tRFCmin; tCK = tCKmin; burst refresh; CKE is HI are SWITCHING; data bus inputs are STABLE	tRC = tRFCmin ; tCK = tCKmin ; burst refresh; CKE is HIGH;address and control inputs are SWITCHING; data bus inputs are STABLE			135	mA
		CKE is LOW; tCK = tCKmin;	TCSR		45* ¹	85	ů
		Extended Mode Register set to all 0's; address and control inputs are STABLE; data bus inputs are STABLE		Full	300	600	
			-E	1/2	270	500	
Self Refresh Current	elf Refresh Current IDD6		1/4	255	450		
				Full	250	500	uA
			-G	1/2	220	400	
				1/4	205	350	
Deep Power Down Current	IDD8*2	Address and control inputs are STABLE; data bus inputs	ddress and control inputs are STABLE; data bus inputs are STABLE 10				

Note:

- 1. It has +/- 5°C tolerance.
- 2. DPD(Deep Power Down) function is an optional feature, and it will be enabled upon request.

Please contact Samsung for more information.

- 3. IDD specifications are tested after the device is properly intialized.
- 4. Input slew rate is 1V/ns.
- 5. Definitions for IDD: LOW is defined as V IN \leq 0.1 * VDDQ;

HIGH is defined as V $_{\text{IN}} \geq~0.9~^{\star}~\text{VDDQ}$;

STABLE is defined as inputs stable at a HIGH or LOW level;

SWITCHING is defined as: - address and command: inputs changing between HIGH and LOW once per two clock cycles;

- data bus inputs: DQ changing between HIGH and LOW once per clock cycle; DM and DQS are STABLE.



AC Operating Conditions & Timming Specification

Parameter/Condition	Symbol	Min	Max	Unit	Note
Input High (Logic 1) Voltage, all inputs	VIH(AC)	0.8 x VDDQ	VDDQ+0.3	V	1
Input Low (Logic 0) Voltage, all inputs	VIL(AC)	-0.3	0.2 x VDDQ	V	1
Input Crossing Point Voltage, CK and CK inputs	VIX(AC)	0.4 x VDDQ	0.6 x VDDQ	V	2



Note:

1. These parameters should be tested at the pin on actual components and may be checked at either the pin or the pad in simulation.

2. The value of V_{IX} is expected to equal 0.5*V_{DDQ} of the transmitting device and must track variations in the DC level of the same.

AC Timming Parameters & Specifications

Donomoton		Cumbal	DDR	266	DDR222		Unit	Note
Parameter		Symbol	Min Max		Min Max		Unit	Note
Clask avalations	CL=2	4014	12.0		15.0			
Clock cycle time	CL=3	tCK	7.5		9.0		ns	
Row cycle time		tRC	67.5		81		ns	
Row active time		tRAS	45	70,000	54	70,000	ns	
RAS to CAS delay		tRCD	22.5		27		ns	
Row precharge time		tRP	22.5		27		ns	
Row active to Row active delay		tRRD	15		15		ns	
Write recovery time		tWR	15		15		ns	
Last data in to Active delay		tDAL	2tCK+tRP		2tCK+tRP		-	2
Last data in to Read command		tCDLR	1		1		tCK	
Col. address to Col. address delay		tCCD	1		1		tCK	
Clock high level width		tCH	0.45	0.55	0.45	0.55	tCK	
Clock low level width		tCL	0.45	0.55	0.45	0.55	tCK	
DQ Output data access time from CK/	CL=2		2	8	2.5	8		
CK .	CL=3	tAC	2	6	2.5	6	ns	3
DQS Output data access time from CK/CK	CL=2	1D000K	2	8	2.5	8	ns	
	CL=3	tDQSCK	2	6	2.5	6		
Data strobe edge to ouput data edge		tDQSQ		0.6		0.7	ns	
D 10 11	CL=2	4DDDE	0.5	1.1	0.5	1.1	tCK	
Read Preamble	CL=3	tRPRE	0.9	1.1	0.9	1.1		
Read Postamble		tRPST	0.4	0.6	0.4	0.6	tCK	
CK to valid DQS-in		tDQSS	0.75	1.25	0.75	1.25	tCK	
DQS-in setup time		tWPRES	0		0		ns	4
DQS-in hold time		tWPREH	0.25		0.25		tCK	
DQS-in high level width		tDQSH	0.4	0.6	0.4	0.6	tCK	
DQS-in low level width		tDQSL	0.4	0.6	0.4	0.6	tCK	
DQS falling edge to CK setup time		tDSS	0.2		0.2		tCK	
DQS falling edge hold time from CK		tDSH	0.2		0.2		tCK	
DQS-in cycle time		tDSC	0.9	1.1	0.9	1.1	tCK	
Address and Control Input setup time		tIS	1.3		1.5		ns	1
Address and Control Input hold time		tIH	1.3		1.5		ns	1
Address & Control input pulse width		tIPW	2.6		3.0			1
DQ & DM setup time to DQS		tDS	0.9		1.2		ns	5,6
DQ & DM hold time to DQS		tDH	0.9		1.2		ns	5,6
DQ & DM input pulse width		tDIPW	1.8		2.4		ns	
DQ & DQS low-impedence time from Ch	(/CK	tLZ	1.0		1.0		ns	
DQ & DQS high-impedence time from C		tHZ		6.0		7.0	ns	
DQS write postamble time		tWPST	0.4	0.6	0.4	0.6	tCK	
DQS write preamble time		tWPRE	0.25		0.25		tCK	



K4X51323PC - 7(8)E/G

Parameter	Symbol	DDR266		DDR222		Unit	Note
Farameter	Syllibol	Min	Max	Min	Max	Unit	Note
Refresh interval time	tREF		64		64	ms	
Mode register set cycle time	tMRD	2		2		tCK	
Power down exit time	tPDEX	1*tCK +tIS		1*tCK +tIS		ns	
CKE min. pulse width(high and low pulse width)	tCKE	2		2		tCK	
Auto refresh cycle time	tRFC	80		90		ns	7
Exit self refresh to active command	tXSR	120		120		ns	
Data hold from DQS to earliest DQ edge	tQH	tHPmin - tQHS		tHPmin - tQHS		ns	
Data hold skew factor	tQHS		0.75		1.0	ns	
Clock half period	tHP	tCLmin or tCHmin		tCLmin or tCHmin		ns	



K4X51323PC - 7(8)E/G

Note:

1. Input Setup/Hold Slew Rate Derating

Input Setup/Hold Slew Rate	ΔtIS	ΔtIH
(V/ns)	(ps)	(ps)
1.0	0	0
0.8	+50	+50
0.6	+100	+100

This derating table is used to increase t_{IS}/t_{IH} in the case where the input slew rate is below 1.0V/ns.

- 2. Minimum 3CLK of tDAL(= tWR + tRP) is required because it need minimum 2CLK for tWR and minimum 1CLK for tRP.
- 3. tAC(min) value is measured at the high Vdd(1.95V) and cold temperature(-25°C). tAC(max) value is measured at the low Vdd(1.7V) and hot temperature(85°C). tAC is measured in the device with half driver strength and under the AC output load condition (Fig.7 in next Page).
- 4. The specific requirement is that DQS be valid(High or Low) on or before this CK edge. The case shown(DQS going from High_Z to logic Low) applies when no writes were previously in progress on the bus. If a previous write was in progress, DQS could be High at this time, depending on tDQSS.

5. I/O Setup/Hold Slew Rate Derating

I/O Setup/Hold Slew Rate	ΔtDS	ΔtDH
(V/ns)	(ps)	(ps)
1.0	0	0
0.8	+75	+75
0.6	+150	+150

This derating table is used to increase t_{DS}/t_{DH} in the case where the I/O slew rate is below 1.0V/ns.

6. I/O Delta Rise/Fall Rate(1/slew-rate) Derating

Delta Rise/Fall Rate	ΔtDS	ΔtDH
(ns/V)	(ps)	(ps)
0	0	0
±0.25	+50	+50
±0.5	+100	+100

This derating table is used to increase tDS/tDH in the case where the DQ and DQS slew rates differ. The Delta Rise/Fall Rate is calculated as 1/SlewRate1-1/SlewRate2. For example, if slew rate 1 = 1.0V/ns and slew rate 2 =0.8V/ns, then the Delta Rise/Fall Rate =-0.25ns/V.

7. Maximum burst refresh cycle: 8



AC Operating Test Conditions(VDD = 1.7V to 1.95V, Tc = -25 to 85°C)

Parameter	Value	Unit
AC input levels (Vih/Vil)	0.8 x VDDQ / 0.2 x VDDQ	V
Input timing measurement reference level	0.5 x VDDQ	V
Input signal minimum slew rate	1.0	V/ns
Output timing measurement reference level	0.5 x VDDQ	V
Output load condition	See Figure.7	




Figure.7 AC Output Load Circuit

Input/Output Capacitance(VDD=1.8, VDDQ=1.8V, Tc = 25°C, f=1MHz)

Parameter	Symbol	Min	Max	Unit
Input capacitance (A0 ~ A12, BA0 ~ BA1, CKE, CS, RAS, CAS, WE)	CIN1	1.5	3.0	pF
Input capacitance(CK, CK)	CIN2	1.5	3.5	pF
Data & DQS input/output capacitance	COUT	2.0	4.5	pF
Input capacitance(DM)	CIN3	2.0	4.5	pF



AC Overshoot/Undershoot Specification for Address & Control Pins

Parameter	Specification
Maximum peak Amplitude allowed for overshoot area	0.9V
Maximum peak Amplitude allowed for undershoot area	0.9V
Maximum overshoot area above VDD	3V-ns
Maximum undershoot area below VSS	3V-ns




Figure.8 AC Overshoot and Undershoot Definition for Address and Control Pins

AC Overshoot/Undershoot Specification for CLK, DQ, DQS and DM Pins

Parameter	Specification
Maximum peak Amplitude allowed for overshoot area	0.9V
Maximum peak Amplitude allowed for undershoot area	0.9V
Maximum overshoot area above VDDQ	3V-ns
Maximum undershoot area below VSSQ	3V-ns




Figure.9 AC Overshoot and Undershoot Definition for CLK, DQ, DQS and DM Pins



Command Truth Table(V=Valid, X=Don't Care, H=Logic High, L=Logic Low)

Co	CKEn-1	CKEn	cs	RAS	CAS	WE	BA0,1	A10/AP	A12,A11, A9 ~ A0	Note		
Register	Mode Regis	ster Set	Н	Х	L	L.	L.	L	OP CODE			1, 2
	Auto Refres	sh	Н	Н	L	L	L	Н		Х		3
Refresh	Entry		""	L	L	L	_	- 11		^		3
Kellesii	Self Refresh	Exit	L	Н	L	Н	Н	Н		Х		3
		EXIL	_	11	Н	Х	Х	Х		X		
Bank Active & Ro	w Addr.		Н	Х	L	L	Н	Н	V	Row A	Address	
Read &	Auto Prech	arge Disable								L	Column	4
Column Address	Auto Prech	arge Enable	Н	Х	L	Н	L	Н	V	Н	H Address (A0~A8)	4
Write &	Auto Prech	arge Disable	Н	Х		Н			V	L	Column Address (A0~A8)	4
Column Address	Auto Prech	arge Enable	н	Х	L	н	L	L	V	Н		4, 6
Deep Power Dow		Entry	Н	L	L	Н	Н	L	X			
Deep Fower Dow	11	Exit	L	Н	Н	Х	Х	Х		^		
Burst Stop			Н	Х	L	Н	Н	L		Х		7
Precharge	Bank Selec	ank Selection		Х	L	L	Н	L	V	L	x	
Precharge	All Banks		Н	^	L	_	'''	_	Х	Н	^	5
		Entry	Н	L	Н	Х	Х	Х				
Active Power Dov	vn	Lility	""		L	V	V	V		X		
		Exit	L	Н	Х	Х	Х	Х				
		Entry	Н		Н	Х	Х	Х				
Drackers Dawer	Davis	Entry	П	L	L	Н	Н	Н	X			
Precharge Power Down			L	Н	Н	Х	Х	Х	^			
		Exit	L		L	V	V	V	1			
DM			Н			Х				Х		8
No operation (NO	No are continue (NIOD) a New defined			Х	Н	Х	Х	Х		X		9
No operation (NOP) : Not defined			Н	^	L	Н	Н	Н	^			9

- Note:

 1. OP Code: Operand Code. A0 ~ A12 & BA0 ~ BA1: Program keys. (@EMRS/MRS)
 2.EMRS/ MRS can be issued only at all banks precharge state.
 A new command can be issued 2 clock cycles after EMRS or MRS.
 3. Auto refresh functions are same as the CBR refresh of DRAM.
 The automatical precharge without row precharge command is meant by "Auto".
 Auto/self refresh can be issued only at all banks precharge state.

- Autorsent rearries rearries resident only at an inclinis precharge state.

 4. BA0 ~ BA1: Bank select addresses.

 5. If A10/AP is "High" at row precharge, BA0 and BA1 are ignored and all banks are selected.

 6. During burst write with auto precharge, new read/write command can not be issued.

 Another bank read/write command can be issued after the end of burst.

 New row active of the associated bank can be issued at tRP after the end of burst.
- 7. Burst stop command is valid at every burst length.

 8. DM sampled at the rising and falling edges of the DQS and Data-in are masked at the both edges (Write DM latency is 0).

 9. This combination is not defined for any function, which means "No Operation(NOP)" in DDR SDRAM.



Current State	cs	RAS	CAS	WE	Address	Command	Action
PRECHARGE	L	Н	Н	L	х	Burst Stop	ILLEGAL*2
STANDBY	L	Н	L	Х	BA, CA, A10	READ/WRITE	ILLEGAL*2
	L	L	Н	Η	BA, RA	Active	Bank Active, Latch RA
	L	L	Н	L	BA, A10	PRE/PREA	ILLEGAL*4
	L	L	L	Н	х	Refresh	AUTO-Refresh*5
	L	L	L	L	Op-Code, Mode-Add	MRS	Mode Register Set*5
ACTIVE	L	Н	Н	L	х	Burst Stop	NOP
STANDBY	L	Н	L	Н	BA, CA, A10	READ/READA	Begin Read, Latch CA, Determine Auto-Precharge
	L	Н	L	L	BA, CA, A10	WRITE/WRITEA	Begin Write, Latch CA, Determine Auto-Precharge
	L	L	Н	Н	BA, RA	Active	Bank Active/ILLEGAL*2
	L	L	Н	L	BA, A10	PRE/PREA	Precharge/Precharge All
	L	L	L	Н	х	Refresh	ILLEGAL
	L	L	L	L	Op-Code, Mode-Add	MRS	ILLEGAL
READ	L	Н	Н	L	Х	Burst Stop	Terminate Burst
	L	Н	L	Н	BA, CA, A10	READ/READA	Terminate Burst, Latch CA, Begin New Read, Determine Auto-Precharge*3
	L	Н	L	L	BA, CA, A10	WRITE/WRITEA	ILLEGAL
	L	L	Н	Н	BA, RA	Active	Bank Active/ILLEGAL*2
	L	L	Н	L	BA, A10	PRE/PREA	Terminate Burst, Precharge
	L	L	L	Η	х	Refresh	ILLEGAL
	L	L	L	Ш	Op-Code, Mode-Add	MRS	ILLEGAL



Current State	CS	RAS	CAS	WE	Address	Command	Action
WRITE	L	Н	Н	L	х	Burst Stop	ILLEGAL
	L	Н	L	Н	BA, CA, A10	READ/READA	Terminate Burst With DM=High, Latch CA, Begin Read, Determine Auto-Precharge*3
	L	Н	L	L	BA, CA, A10	WRITE/WRITEA	Terminate Burst, Latch CA, Begin new Write, Determine Auto-Pre- charge ^{*3}
	L	L	Н	Н	BA, RA	Active	Bank Active/ILLEGAL*2
	L	L	н	L	BA, A10	PRE/PREA	Terminate Burst With DM=High, Precharge
	L	L	Ш	Н	x	Refresh	ILLEGAL
	L	L	Г	L	Op-Code, Mode-Add	MRS	ILLEGAL
READ with	L	Н	Н	L	x	Burst Stop	ILLEGAL
AUTO PRECHARGE*6	L	Н	L	Н	BA, CA, A10	READ/READA	*6
(READA)	L	Н	L	L	BA, CA, A10	WRITE/WRITEA	ILLEGAL
	L	L	Н	Н	BA, RA	Active	*6
	L	L	Н	L	BA, A10	PRE/PREA	*6
	L	L	L	Н	х	Refresh	ILLEGAL
	L	L	L	L	Op-Code, Mode-Add	MRS	ILLEGAL
WRITE with	L	Н	Н	L	х	Burst Stop	ILLEGAL
AUTO RECHARGE*7	L	Н	L	Н	BA, CA, A10	READ/READA	*7
(WRITEA)	L	Н	L	L	BA, CA, A10	WRITE/WRITEA	*7
	L	L	Н	Н	BA, RA	Active	*7
	L	L	Н	L	BA, A10	PRE/PREA	*7
	L	L	L	Н	х	Refresh	ILLEGAL
	L	L	L	L	Op-Code, Mode-Add	MRS	ILLEGAL



Current State	cs	RAS	CAS	WE	Address	Command	Action
PRECHARGING	L	Н	Н	L	Х	Burst Stop	ILLEGAL*2
(DURING tRP)	L	Н	L	Х	BA, CA, A10	READ/WRITE	ILLEGAL*2
	L	L	Н	Н	BA, RA	Active	ILLEGAL*2
	L	L	Н	L	BA, A10	PRE/PREA	NOP*4(Idle after tRP)
	L	L	L	Н	Х	Refresh	ILLEGAL
	L	L	L	L	Op-Code, Mode-Add	MRS	ILLEGAL
ROW	٦	Н	Η	L	х	Burst Stop	ILLEGAL*2
ACTIVATING (FROM ROW	L	Н	L	Х	BA, CA, A10	READ/WRITE	ILLEGAL*2
ACTIVE TO	L	L	Н	Н	BA, RA	Active	ILLEGAL*2
tRCD)	L	L	Н	L	BA, A10	PRE/PREA	ILLEGAL*2
	L	L	L	Н	Х	Refresh	ILLEGAL
	L	L	L	L	Op-Code, Mode-Add	MRS	ILLEGAL
WRITE RECOVERING	L	Н	Н	L	х	Burst Stop	ILLEGAL*2
(DURING tWR	L	Н	L	Н	BA, CA, A10	READ	ILLEGAL*2
OR tCDLR)	┙	Н	L	L	BA, CA, A10	WRITE	WRITE
	L	L	Н	Н	BA, RA	Active	ILLEGAL*2
	L	L	Н	L	BA, A10	PRE/PREA	ILLEGAL*2
	L	L	L	Н	Х	Refresh	ILLEGAL
	L	L	L	L	Op-Code, Mode-Add	MRS	ILLEGAL



Current State	cs	RAS	CAS	WE	Address	Command	Action
RE-	L	Н	Н	L	X	Burst Stop	ILLEGAL
FRESHING	L	Н	L	Х	BA, CA, A10	READ/WRITE	ILLEGAL
	L	L	Н	Η	BA, RA	Active	ILLEGAL
	L	L	Н	L	BA, A10	PRE/PREA	ILLEGAL
	L	L	L	Η	X	Refresh	ILLEGAL
	L	L	L	L	Op-Code, Mode-Add	MRS	ILLEGAL
MODE	L	Н	Н	L	X	Burst Stop	ILLEGAL
REGISTER SETTING	L	Н	L	Х	BA, CA, A10	READ/WRITE	ILLEGAL
	L	L	Н	Η	BA, RA	Active	ILLEGAL
	L	L	Н	L	BA, A10	PRE/PREA	ILLEGAL
	L	L	L	Η	х	Refresh	ILLEGAL
	L	L	L	L	Op-Code, Mode-Add	MRS	ILLEGAL



Current State	CKE n-1	CKE n	cs	RAS	CAS	WE	Add	Action
SELF-	L	Н	Н	Х	Х	Х	Х	Exit Self-Refresh
REFRESHING*8	L	Н	L	Н	Н	Н	Х	Exit Self-Refresh
	L	Н	L	Н	Н	L	Х	ILLEGAL
	L	Н	L	Н	L	Х	Х	ILLEGAL
	L	Н	L	L	Х	Х	Х	ILLEGAL
	L	L	Х	Х	Х	Х	Х	NOPeration(Maintain Self-Refresh)
POWER	L	Н	Х	Х	Х	Х	Х	Exit Power Down(Idle after tPDEX)
DOWN	L	L	Х	Х	Х	Х	Х	NOPeration(Maintain Power Down)
DEEP POWER	L	Н	Н	Х	Х	Х	Х	Exit Deep Power Down*10
DOWN	L	L	Х	Х	Х	Х	Х	NOPeration(Maintain Deep Power Down)
ALL BANKS	Н	Н	Х	Х	Х	Х	Х	Refer to Function True Table
IDLE*9	Н	L	L	L	L	Н	Х	Enter Self-Refresh
	Н	L	Н	Х	Х	Х	Х	Enter Power Down
	Н	L	L	Н	Н	Н	Х	Enter Power Down
	Н	L	L	Н	Н	L	Х	Enter Deep Power Down
	Н	L	L	Н	Н	L	Х	ILLEGAL
	Н	L	L	Н	L	Х	Х	ILLEGAL
	Н	L	L	L	Х	Х	Х	ILLEGAL
	L	Х	Х	Х	Х	Х	Х	Refer to Current State=Power Down
ANY STATE	Н	Н	Х	Х	Х	Х	Х	Refer to Function Truth Table
other than								
listed above								

ABBREVIATIONS : H=High Level, L=Low level, X=Don't Care

- 1. All entries assume that CKE was High during the preceding clock cycle and the current clock cycle.
 2. ILLEGAL to bank in specified state; function may be legal in the bank indicated by BA, depending on the state of that bank.(ILLEGAL = Device operation and/or data integrity are not guaranteed.)

- auton and/or data integrity are not guaranteed.)

 3. Must satisfy bus contention, bus turn around and write recovery requirements.

 4. NOP to bank precharging or in idle sate. May precharge bank indicated by BA.

 5. ILLEGAL if any bank is not idle.

 6. Refer to "Read with Auto Precharge Timing Diagram" for detailed information.

 7. Refer to "Write with Auto Precharge Timing Diagram" for detailed information.

 8. CKE Low to High transition will re-enable CK, CK and other inputs asynchronously. A minimum setup time must be satisfied before issuing any command other than EXIT.

 9. Power-Down, Self-Refresh and Deep Power Down Mode can be entered only from All Bank Idle state.

 10. The Deep Power Down Mode is exited by asserting CKE high and full initialization is required after exiting Deep Power Down Mode.

