

# LC89170M

# **CD Player Text Data IC**

# **Preliminary**

### Overview

The LC89170M is an IC that decodes the text data, such as song names, stored in subcode channels R to W of a compact disk's read-in area.


### **Features**

- Accepts the channel R to W subcode data through a subcode interface.
- Can continuously output the channel R to W data for each 1PACK24 symbol.
- Performs error detection (cyclic redundancy code) and outputs both the data and the result of that check.
- Provides synchronization protection for the subcode interface.
- Supports low-voltage operation (3.3 V)
- Provided in the miniature MFP-14S package.

# **Package Dimensions**

unit: mm

#### 3111-MFP14S



# **Specifications**


Absolute Maximum Ratings at Ta = 25  $^{\circ}$ C,  $V_{SS}$  = 0 V

Parameter	Symbol	Conditions	Ratings	Unit
Maximum supply voltage	V <sub>DD</sub> max		-0.3 to +7.0	V
I/O voltages	V <sub>I</sub> V <sub>O</sub>		-0.3 to V <sub>DD</sub> + 0.3	V
Input current	l <sub>l</sub>		±10	mA
Operating temperature	Topr		-30 to +70	℃
Storage temperature	Tstg		-55 to +125	℃


### Recommended Operating Conditions at Ta = 25 $^{\circ}$ C, $V_{SS}$ = 0 V

Parameter	Symbol Conditions	Symbol	Ratings	Unit		
Faiametei	Symbol	Conditions	min	typ	max	Onit
Supply voltage	V <sub>DD</sub>		3.0	5.0	5.5	V
Operating temperature	Topr		-30		+70	V

# **Block Diagram**



# Pin Assignment



### **Pin Functions**

Pin no.	Symbol	I/O	Function
1	EXCK	I/O	Subcode interface shift clock input and output
2	SBSO	I	Subcode interface data input
3	SCOR	I	Subcode interface block synchronization input
4	WFCK	I	Subcode interface frame synchronization input
5	MCK	I	Clock input (16.9344 MHz)
6	XMODE	I	System reset and low power mode
7	GND		Ground
8	TEST	I	Test pin (Must be connected to ground in normal operation.)
9	SW1	I	EXCK I/O setting (L: clock output, H: clock input)
10	SW2	I	EXCK clock output pulse width selection (L: double speed support, H: normal speed)
11	SCLK	I	Command interface shift clock input
12	SRDT	0	Command interface data output
13	DQSY	0	Command interface readout enable output
14	$V_{DD}$		Power supply

### **DC Characteristics**

# DC Characteristics (1) at Ta = -30 to +70 $^{\circ}$ C, $V_{DD}$ = 4.5 to 5.5 V, $V_{SS}$ = 0 V

Parameter	Cumbal	mbol Conditions		Unit		
Parameter	Symbol		min	typ	max	Offit
Input high-level voltage	V	CMOS compatible; 1*	0.7 V <sub>DD</sub>			V
Input high-level voltage	V <sub>IH</sub>	CMOS compatible Schmitt; 2*	0.8 V <sub>DD</sub>			٧
Input low-level voltage	$V_{IL}$	CMOS compatible; 1*			0.3 V <sub>DD</sub>	٧
input low-level voltage		CMOS compatible Schmitt; 2*			0.2 V <sub>DD</sub>	٧
Output high-level voltage	V <sub>OH</sub>	$I_{OH} = -2 \text{ mA}; 3*$	V <sub>DD</sub> -2.1			٧
Output low-level voltage	V <sub>OL</sub>	I <sub>OH</sub> = 2 mA; 3*			0.4	V
Current drain	1	V <sub>DD</sub> = 5 V, Ta = 25°C, MCK = 16.93 MHz		0.8	1.6	mA
	I <sub>DD</sub>	V <sub>DD</sub> = 5 V, XMODE = [L]		60	120	μA

Note: 1. The MCK, TEST, SW1, and SW2 pins

2. The EXCK, SBSO, SCOR, WFCK, XMODE, and SCLK pins

3. The EXCK, SRDT, and DQSY pins

# DC Characteristics (2) at Ta = –30 to +70 $^{\circ}C,\,V_{DD}$ = 3.0 to 3.6 V, $V_{SS}$ = 0 V

Parameter	Cumbal	ymbol Conditions		Unit		
Parameter	Symbol		min	typ	max	Offic
Input high-level voltage	V	CMOS compatible; 1*	0.7 V <sub>DD</sub>			٧
input nign-level voltage	V <sub>IH</sub>	CMOS compatible Schmitt; 2*	0.75 V <sub>DD</sub>			٧
Input low-level voltage	$V_{IL}$	CMOS compatible; 1*			0.2 V <sub>DD</sub>	٧
input low-level voltage		CMOS compatible Schmitt; 2*			0.15 V <sub>DD</sub>	٧
Output high-level voltage	V <sub>OH</sub>	I <sub>OH</sub> = -1 mA; 3*	V <sub>DD</sub> -0.8			٧
Output low-level voltage	V <sub>OL</sub>	I <sub>OH</sub> = 1 mA; 3*			0.4	>
Current drain	1	V <sub>DD</sub> = 3.3 V, Ta = 25°C, MCK = 16.93 MHz		0.5	1.0	mA
	IDD	$V_{DD} = 3.3 \text{ V, XMODE} = [L]$		25	50	μΑ

Note: 1. The MCK, TEST, SW1, and SW2 pins


2. The EXCK, SBSO, SCOR, WFCK, XMODE, and SCLK pins 3. The EXCK, SRDT, and DQSY pins

### **AC Characteristics**

• The MCK pin

# AC Characteristics (1) at Ta = –30 to +70 $^{\circ}C,\,V_{DD}$ = 3.0 to 5.5 V, $V_{SS}$ = 0 V


Parameter	Symbol C	Conditions		Unit		
Faiametei	Syllibol	Conditions	min	typ	max	l Oliii
High-level pulse width	t <sub>WH</sub>		25		56	ns
Low-level pulse width	t <sub>WL</sub>		25		56	ns
Pulse period	t <sub>C</sub>		58		100	ns
Rise and fall times	t <sub>R</sub> , t <sub>F</sub>				12	ns



### • The SCOR and WFCK pins

# AC Characteristics (2) at $Ta = -30 \text{ to } +70^{\circ}\text{C}$ , $V_{DD} = 3.0 \text{ to } 5.5 \text{ V}$


Parameter		Symbol Conditions		Unit			
Farameter	Parameter		Conditions	min	typ	max	l Oliit
Subcode block period		T <sub>B</sub>		6.0	13.3	14.7	ms
Subcode frame period		T <sub>F</sub>		60	136	150	μs
Subcode block synchronization p	oulse width	T <sub>BW</sub>		60		300	μs
Subcode frame synchronization	High-level pulse width	t <sub>HW</sub>		4.0	68		μs
pulse width	Low-level pulse width	t <sub>LW</sub>		1.5	68		μs



### • The EXCK and SBSO pins

# AC Characteristics (3) at $Ta = -30 \text{ to } +70^{\circ}\text{C}$ , $V_{DD} = 3.0 \text{ to } 5.5 \text{ V}$


Parameter		Symbol Conditions	Ratings			Unit	
Farameter		Symbol	Conditions	min	typ	max	
	High-level pulse width	t <sub>HPW</sub>	[SW1] = [L]	0.9		6.4	μs
Synchronization clock	riigii-ievei puise widiii	t <sub>HPW</sub>	[SW1] = [H]	2	4	6	μs
pulse width	Low-level pulse width	t <sub>LPW</sub>	[SW1] = [L]	0.9		6.4	μs
		t <sub>LPW</sub>	[SW1] = [H]	2	4	6	μs
Shift clock delay time			[SW1] = [L]	10		32	μs
Shirt clock delay time		t <sub>CD</sub>	[SW1] = [H]	0.4			μs
Shift clock rise and fall times		t <sub>RX</sub> , t <sub>FX</sub>				30	μs
P data access time		t <sub>PAC</sub>			3	10	μs
Data hold time		t <sub>HD</sub>		0			μs



### • The SCLK, SRDT, and DQSY pins

# AC Characteristics (4) at Ta = -30 to $+70^{\circ}$ C, $V_{DD} = 3.0$ to 5.5 V

Parameter	Symbol	Symbol Conditions		Unit		
Farameter	Symbol	Conditions	min	typ	max	Offic
Readout period	t <sub>CW</sub>		1.5	3.3	3.7	ms
DQSY pulse width	t <sub>W</sub>		60	136	150	μs
SCLK low-level pulse width	t <sub>WL</sub>		100			ns
SCLK high-level pulse width	t <sub>WH</sub>		100			ns
SCLK delay time	t <sub>D1</sub>		100			ns
Data delay time	t <sub>D2</sub>		·		50	ns
Data delay time	t <sub>D3</sub>				50	ns



#### **Functional Description**

#### • Subcode interface

The LC89170M accepts subcode data from the DSP using the EXCK, SBSO, SCOR, and WFCK pins. Figure 1 shows the timing.




Figure 1 Subcode Interface Timing

SW1 sets the input or output state for the EXCK pin. This pin is provided for cases where a subcode interface shift clock source, such as a CD-G decoder circuit, is present in the vicinity of the LC89170M. Figure 2 shows usage examples.




Figure 2 SW1 Usage Examples

The SW2 is selected according to the subcode block period, TB, input to the SCOR pin.

#### **SW2 Selection**

SW2	Function	T <sub>B</sub>	Unit
[L]	Supports up to double speed playback	6.65	ms
[H]	Only supports normal-speed playback	13.3	ms


The EXCK clock characteristics are determined by SW2 as listed in the table below.

### **EXCK Clock Selection by SW2**

SW1	SW2	t <sub>CD</sub>	t <sub>WH</sub>	t <sub>WL</sub>	Unit
FI 1	ft 1	12.28	1.89	1.89	μs
[L]	[L]	208T <sub>MCK</sub>	32T <sub>MCK</sub>	32T <sub>MCK</sub>	μs
[L]	[H]	18.90	7.56	7.56	μs
		320T <sub>MCK</sub>	128T <sub>MCK</sub>	128T <sub>MCK</sub>	μs

The upper boxes assume MCK = 16.934 MHz

The lower boxes indicate the relationship with MCK ( $T_{MCK} = 1/MCK$ )



#### • Microcontroller interface

The LC89170M includes a 32-word  $\times$  8-bit dual-port RAM on chip, and the 1PACK 24 symbols from subcode channels R to W can be read out once every 3.3 ms (or once every 1.66 for double-speed playback) over the microcontroller interface. Figure 3 shows the timing.




Figure 3 Microcontroller Interface Output Timing

The 1PACK 24 symbols for the subcode R to W data (18 bytes) are entered into the dual-port RAM and input to the CRC checking circuit. After the data for 1 PACK has all been input, a falling edge is output from the DQSY pin and the CRC flags are output from SRDT. A high is output for the CRC flags if the check returned OK. Next, 128 bits of data are output by inputting the SCLK clock signal. A single packet of data is output by repeating this operation four times.

#### • Synchronizing signal interpolation and protection

Although the LC89170M receives data from the DSP over the subcode interface, it is possible that due to reasons such as defects or damage to the disk, errors may occur in the synchronization pattern (SO, SI) making the LC89170M unable to detect that synchronization pattern, or a signal that is not a synchronizing signal (SCOR) may be recognized as a synchronizing signal making the LC89170M unable to correctly read out the data. The LC89170M includes a synchronizing signal interpolation and protection circuit to handle these problems. Figure 4 describes this interpolation and protection circuit.

Although the interpolation circuit generates a synchronization signal for each packet, if the synchronizing signal is missing, it resets on the next detected synchronizing signal and once again generates a synchronizing signal for each packet. (1)

In the protection circuit, when a synchronizing signal is detected, if that synchronizing signal does not meet the stipulated period (98 × WFCK) with respect to the previously detected synchronizing signal, the protection circuit has the LC89170M ignore that detected synchronizing signal. This prevents signals that are not synchronizing signals from being mistakenly recognized as synchronizing signals. (2)

The processing performed by these circuit is reflected in the CRC flags.





Figure 4 Synchronizing Signal Interpolation and Protection

At the point marked (1) in the figure, an external SCOR that differs from the interpolated was detected, and here the interpolation circuit is synchronized with this signal.

At the point marked (2) in the figure, an external SCOR that differs from the interpolated was detected, but this external SCOR will be ignored and the interpolation circuit will not be re-synchronized.

#### • System reset and low power mode

The XMODE pin functions to reset the system and to switch to low power mode. System operation can be started correctly by applying a high level to this pin after the power-supply voltage has risen above 4.5 V (or 3.0 V). Setting the XMODE pin low switches the LC89170M to low power mode.



No. 5536-7/8

- No products described or contained herein are intended for use in surgical implants, life-support systems, aerospace equipment, nuclear power control systems, vehicles, disaster/crime-prevention equipment and the like, the failure of which may directly or indirectly cause injury, death or property loss.
- Anyone purchasing any products described or contained herein for an above-mentioned use shall:
  - ① Accept full responsibility and indemnify and defend SANYO ELECTRIC CO., LTD., its affiliates, subsidiaries and distributors and all their officers and employees, jointly and severally, against any and all claims and litigation and all damages, cost and expenses associated with such use:
  - ② Not impose any responsibility for any fault or negligence which may be cited in any such claim or litigation on SANYO ELECTRIC CO., LTD., its affiliates, subsidiaries and distributors or any of their officers and employees jointly or severally.
- Information (including circuit diagrams and circuit parameters) herein is for example only; it is not guaranteed for volume production. SANYO believes information herein is accurate and reliable, but no guarantees are made or implied regarding its use or any infringements of intellectual property rights or other rights of third parties.

This catalog provides information as of September, 1996. Specifications and information herein are subject to change without notice.