

CD-R LSI

Preliminary

Functions

 CD-ROM data decoding (including error checking and correction) and encoding functions, subcode reading and writing functions, CD encoding function, ATIP decoding function


Features

- Double-speed operation at a 17.2872 MHz clock frequency using 70-ns DRAM
- CD-ROM encoding and decoding functions
- · ATIP decoding and CRC checking functions
- Subcode data can be written to buffer RAM by connecting to the CD-DSP SUB-CODE pin, thus allowing the sub-CPU to read the subcode values.
- The LC89590 can interleave the subcode data (R to W) and write it along with the CD-ROM data. (CD-DA data)
- · Function for adding CRC bits to the subcode Q data
- · EFM data modulation function
- The sub-CPU can access the buffer RAM through the LC89590.
- Buffer RAM internal data transfer function
- Four-byte FIFO for sub-CPU to host computer transfers
- Twelve-byte FIFO for host computer to sub-CPU transfers

Package Dimensions

unit: mm

3153A-QFP160E



SANYO Electric Co.,Ltd. Semiconductor Bussiness Headquarters

TOKYO OFFICE Tokyo Bldg., 1-10, 1 Chome, Ueno, Taito-ku, TOKYO, 110 JAPAN

🛮 7997076 0016249 T78 📟

D3097HA (OT) / D3095HA (OT) No. 4940-1/7

Specifications

Absolute Maximum Ratings at V_{SS} = 0 V

Parameter	Symbol	Conditions	Ratings	Unit
Maximum supply voltage	V _{DD} max	Ta = 25°C	-0.3 to +7.0	V
Input and output voltages	V _I V _O	Ta = 25°C	-0.3 to V _{DD} + 0.3	V
Allowable power dissipation	Pd max	Ta ≤ 70°C	350	mW
Operating temperature	Topr		-30 to +70	°C
Storage temperature	Tstg		-55 to +125	°C
Soldering tolerance (pins only)		10 seconds	260	°C

Allowable Operating Ranges at $Ta = -30 \text{ to } +70^{\circ}\text{C}, V_{SS} = 0 \text{ V}$

Parameter	Symbol	Conditions	min	typ	max	Unit
Supply voltage	V _{DD}		4.5	5.0	5.5	V
Input voltage range	VIN		0		V _{DD}	V

DC Characteristics: I/O Levels at Ta = -30 to +70 $^{\circ}$ C, V_{DD} = 4.5 to 5.5 V, V_{SS} = 0 V

Parameter	Symbol	Conditions	min	typ	max	Unit
Input high-level voltage	V _{IH} 1	(3), (5)	2.2			>
Input low-level voltage	V _{IL} 1	(3), (5)			0.8	>
Input high-level voltage	V _{IH} 2	(2), (4)	2.5			>
Input low-level voltage	V _{IL} 2	(2), (4)			0.6	>
Input high-level voltage	V _{IH} 3	(6), (7)	2.2			٧
Input low-level voltage	V _{IL} 3	(6), (7)			0.8	٧
Input high-level voltage	V _{IH} 4	(1)	0.7 V _{DD}			٧
Input low-level voltage	V _{IL} 4	(1)			0.3 V _{DD}	٧
Output high-level voltage	V _{OH} 1	$I_{OH} = -2 \text{ mA: } (4), (5), (6), (9), (10), (11)$	V _{DD} - 2.1			V
Output low-level voltage	V _{OL} 1	$I_{OL} = 2 \text{ mA: } (4), (5), (6), (9), (10), (11)$			0.4	V
Output low-level voltage	V _{OL} 2	I _{OL} = 2 mA: (7)			0.4	٧
Output high-level voltage	V _{OH} 3	I _{OH} = -4 mA: (8)	V _{DD} – 1.5			٧
Output low-level voltage	V _{OL} 3	I _{OL} = 2 mA: (8)		,	0.4	٧
Input leakage current	l _{IL}	V ₁ = V _{SS} , V _{DD} : (1), (2), (3), (4), (5)	-10		10	μA
Output leakage current	loz	When the output is high impedance: (4), (5), (7), (9)	-10		10	μΑ
Pull-up resistance	R _{UP}	(6), (7)	40	80	160	kΩ

Note: The numbers in parentheses in the table refer to the following applicable output pin sets:

Input

(1)XTALCK

(2)BICLKIN, BITDATAI, ROUGH, SBSO, SCOR, WFCK, CMD, CS, ENABLE, HRD, HWR, RD, RESET, WR

(3)BCK, C2PO, CPUCNT, HDTATT, LOCKIN, LRCK, RS, SDATA, SELDRO, SUA0 to SUA6, EXTSYNC, HDREN, TEST, TEST5, TEST6 In/Out

(4)PLLOUTIN

(5)ATIPSYNC, SVSWITCH

(6)D0 to D7, HD0 to HD7, IO0 to IO7, MD0 to MD7

Output

(7)ĪNT


(8)XTAL

(9)CLV + (MDP), CLV - (MDS) (10)EXCK, <u>DREN</u>, <u>DTEN</u>, <u>EOP</u>, <u>RCS</u>, <u>ROE</u>, <u>RWE</u>, <u>STEN</u>, <u>WAIT</u>

(11)RAS, CAS, DATACKO, DATALRCO, DATAST, DATAWDCO, DATSPCA, EFM, EFMG, EFMS, FRCK, LOCK, OSDATA, PSUBSYNC, SUBSYNC, TTT, ERROR, EXTACK, SWAIT, LINKPOSO, MADO to MAD11, MRD, MWR, RAO to RA10

No. 4940-2/7

Block Diagram



A04237

Note: 1. EXCK

- 2. WFCK, SBSO, SCOR
- 3. BCK, SDATA, LRCK, C2PO
- 4. MADO to MAD11, MRD, MWR
- 5. MD0 to MD7
- 6. SUBSYNC, PSUBSYNC, FRCK, DATAST, DATSPCA, EFM, EFMG, EFMS, LINKPOS, TTT, EXTACK, OSDATA
- 7. EXTSYNC, ATIPSYNC
- 8. ERROR, ATIPSYNC, LOCK, CLV + (MDP), CLV (MDS)
- 9. PLLOUTIN, ROUGH, SYSWITCH, LOCKIN, BICLKIN, BIDATAIN
- 10.TEST1 to TEST4 (Not connect)
- 11.TEST5, TEST6 (GND), RESET
- 12.D0 to D7
- 13.CS, RS, RD, WR, CPUCNT, SUA0 to SUA6, SELDRQ 14.SWAIT, INT

- 15.DREN, DTEN, STEN, EOP, WAIT/DRQ 16.ENABLE, CMD, HRD, HWR, DTATT, HDREN
- 17.HD0 to HD7
- 18.IO0 to IO7
- 19.RA0 to RA10, RAS, CAS, ROE, RWE, RCS

Pin Functions

Type: I: Input pin, O: Output pin, B: Bidirectional pin, P: Power supply pin, NC: No connection pin

Pin No.	Symbol	1/0	Description
1	V _{SS}	Р	
2	TEST1	NC	
3	TEST2	NC	
4	TEST3	NC	Test inputs
5	TEST4	NC	Leave pins 2 to 5 open. Pins 6 and 7 must be tied low.
6	TEST5	ı	This called a little to the control
7	TEST6	ı	
8	ROE	0	
9	RWE	0	Read, write, and select lines for the ROM encoder and decoder buffer RAM.
10	RCS	0	
11	V _{DD}	Р	
12	100	В	
13	IO1	В	
14	IO2	В	
15	103	В	Data signal lines for the ROM encoder and decoder buffer RAM.
16	104	В	Pull-up resistors are built in.
17	105	В	
18	IO6	В	
19	107	В	
20	V _{DD}	P	
21	V _{SS}	Р	
22	RAS	0	DRAM RAS signal output
23	V _{SS}	P	
24	CAS	0	DRAM CAS signal output
25	V _{DD}	Р	
26	RA0	0	
27	RA1	0	
28	RA2	0	Address signal outputs to the ROM encoder and decoder buffer RAM.
29	RA3	0	That all all all all all all all all all a
30	RA4	0	
31	RA5	0	
32	TEST		Test input. Must be tied low.
33	RA6	0	
34	RA7	0	
35	RA8	0	Address signal outputs to the ROM encoder and decoder buffer RAM.
36	RA9	0	
37	RA10	0	
38	RESET	 	Chip reset input
39	SUAO		Command register selection address
40	V _{DD}	P	
41	V _{SS}	P	
42	SUA1	!	1
43	SUA2	 	-
44	SUA3	<u> </u>	Command register selection address
45	SUA4		4
46	SUA5	1	-
47	SUA6	<u> </u>	
48	V _{SS}	P	1

Continued	on	next	page
-----------	----	------	------

Continued from preceding page.

Type: I: Input pin, O: Output pin, B: Bidirectional pin, P: Power supply pin, NC: No connection pin

			Type: I. Input pin, O. Output pin, B. Bandoutorial pin, 1. 1 ower supply pin, 10. 140 defined to 1 pin
Pin No.	Symbol	1/0	Description
49	D0	В	
50	D1	В	
51	D2	В	
52	D3	В	Microprocessor data signal lines
53	D4	В	Pull-up resistors are built in.
54	D5	В	·
55	D6	В	
56	D7	В	
			Made selection for transfers to the heat (MAT control DDC control)
57	SELDRQ	!	Mode selection for transfers to the host (WAIT control, DRQ control)
58	RD	!	Microprocessor data read signal input
59	WR	I -	Microprocessor data write signal input
60	V _{DD}	Р	
61	V _{SS}	Р	
62	<u>cs</u>	1	Chip select signal input from the microprocessor
63	RS	1	Register select signal
64	SWAIT	0	Sub-CPU wait signal
65	INT	0	Interrupt request signal output to the microprocessor
66	ENABLE	ı	Chip select signal input from the host
67	CMD	ı	Command/data selection signal input from the host
68	HWR	1	Host data write signal input
69	HRD	1	Host data read signal input
70	CPUCNT	1	Indirect/direct addressing selection signal input
71	HD0	В	-
72	HD1	В	
73	HD2	В	
74	HD3	В	Library data signals
		В	Host data signals Pull-up resistors are built in.
75	HD4		Turity reasons are built in
76	HD5	В	
77	HD6	В	
78	HD7	В	
79	WAIT	0	Wait signal output to the host. Can be switched to output the DRQ signal.
80	V _{DD}	Р	
81	V _{SS}	P	
82	DTEN	0	Data enable signal output
83	STEN	0	Status enable signal output
84	EOP	0	End of process signal output. Used during DMA data transfers.
85	DREN	0	Data receive enable signal output
86	DTATT	1	ROM data/subcode data switching input
87	HDREN	1	Transfer enable signal input from host
88	EXCK	0	
89	WFCK	i	Subsada I/O
90	SBSO	ı	Subcode I/O
91	SCOR	1	
92	V _{DD}	Р	
93	ERROR	0	ATIP parity error detection output
94	LOCK	0	CLV servo lock monitor
95	LOCKIN	1	CD decoder lock signal input
96	BICLKIN		Biphase data transfer clock input
96	BIDATAI	 	Biphase data transfer clock input
		0	CLV servo signal output
98	CLV + (MDP)		The second secon
99	CLV – (MDS)	0	CLV servo signal output
100	V _{DD}	P	
101	V _{SS}	P	
102	PLLOUTIN	В	Wobble signal carrier wave clock input

Continued on next page.

■ 7997076 0016253 4T9 ■

No. 4940-5/7

Continued from preceding page.

Type: I: Input pin, O: Output pin, B: Bidirectional pin, P: Power supply pin, NC: No connection pin

Pin No.	Symbol	1/0	Description
103	ROUGH	1	Wobble signal input for rough CLV servo
104	SVSWITCH	В	CLV servo reference clock selection input
105	SDATA	ı	Serial data input
106	вск	1	Serial data input clock
107	LRCK	- 1	44.1 kHz strobe signal input
108	C2PO	1	C2 pointer input
109	V _{SS}	P	
110	XTALCK	ı	Crystal oscillator circuit input (17.2872 MHz)
111	XTAL	0	Crystal oscillator circuit output
112	V _{SS}	Р	
113	V _{SS}	P	
114	MWR	0	EFM encoder SRAM write signal
115	MRD	0	EFM encoder SRAM read signal
116	MAD0	0	
117	MAD1	0	FFM anaday CDAM address signal autouts
118	MAD2	0	EFM encoder SRAM address signal outputs
119	MAD3	0	
120	V _{DD}	Р	
121	V _{SS}	P	
122	MAD4	0	
123	MAD5	0	•
124	MAD6	0	EFM encoder SRAM address signal outputs
125	MAD7	0	
126	MAD8	0	
127	V _{DD}	P	·
128	MAD9	0	
129	MAD10	0	EFM encoder SRAM address signal outputs
130	MAD11	0	
131	MDO	В	
132	MD1	В	EFM encoder SRAM data signals
133	MD2	В	
134	V _{SS}	Р	
135	MD3	В	
136	MD4	В	
137	MD5	В	EFM encoder SRAM data signals
138	MD6	В	_
139	MD7	В	
140	V _{DD}	P	
141	V _{SS}	P .	
142	EXTSYNC	1	ATIP synchronization enable signal input
143	EXTACK	0	ATIP synchronization acknowledge signal output
144	ATIPSYNC	В	ATIP synchronization signal I/O
145	PSUBSYNC	0	Pseudo-subcode synchronization output
146	EFMG	0	EFM output gate signal
147	LINKPOS	<u> </u>	Link position signal output Outputs the logical AND of the EEM and EEMC signals
148	EFMS	0	Outputs the logical AND of the EFM and EFMG signals.
149	EFM	+	EFM signal output
150	TIT	0	3T detection signal output

Continued on next page.

No. 4940-6/7

Continued from preceding page.

Type: I: Input pin, O: Output pin, B: Bidirectional pin, P: Power supply pin, NC: No connection pin

Pin No.	Symbol	1/0	Description
151	v _{ss}	P	
152	DATACKO	0	4.3218 MHz oscillator output
153	DATALROO	0	44.1 kHz oscillator output
154	DATAWDCO	0	88.2 kHz oscillator output
155	OSDATA	0	ROM encoded data serial output
156	FRCK	0	EFM frame synchronizing signal output
157	DATAST	0	Data start monitor signal output
158	DATSPCA	0	Data/PCA monitor signal output
159	SUBSYNC	0	Subcode synchronizing signal output
160	V _{DD}	P	

- No products described or contained herein are intended for use in surgical implants, life-support systems, aerospace equipment, nuclear power control systems, vehicles, disaster/crime-prevention equipment and the like, the failure of which may directly or indirectly cause injury, death or property loss.
- Anyone purchasing any products described or contained herein for an above-mentioned use shall:
 - Accept full responsibility and indemnify and defend SANYO ELECTRIC CO., LTD., its affiliates, subsidiaries and distributors and all their officers and employees, jointly and severally, against any and all claims and litigation and all damages, cost and expenses associated with such use:
 - Not impose any responsibility for any fault or negligence which may be cited in any such claim or litigation on SANYO ELECTRIC CO., LTD., its affiliates, subsidiaries and distributors or any of their officers and employees jointly or severally.
- Information (including circuit diagrams and circuit parameters) herein is for example only; it is not guaranteed for volume production. SANYO believes information herein is accurate and reliable, but no guarantees are made or implied regarding its use or any infringements of intellectual property rights or other rights of third parties.

This catalog provides information as of December, 1997. Specifications and information herein are subject to change without notice.

7997076 0016255 271 📼

No. 4940-7/7