



ATA-PI (IDE) CD-ROM Decoder LSI

Preliminary

Overview

The LC895195 is a CD-ROM decoder LSI that includes both an on-chip IDE interface that was developed jointly with Western Digital and an on-chip subcode ECC function.


Features

- ATA-PI (IDE) interface
- Supports 16× playback (with IORDY) Using ×16 70 ns DRAMs
- 16.6 MB/s transfer rate: Using ×16 70 ns DRAMs
- 8.33 MB/s transfer rate: Using ×8 70 ns DRAMs
- Supports the use of from 1 M to 32 M of buffer RAM. (DRAM)
- Allows the user to arbitrarily set the CD main channel, C2 flag and subcode areas in buffer RAM.
- Batch transfer function (function for transferring the CD main channel, C2 flag and subcode data in one operation)
- Multi-transfer function (function for sending multiple blocks in one operation)

Package Dimensions

unit: mm

3214-SQFP144



Specifications

Absolute Maximum Ratings at $V_{SS} = 0 \text{ V}$

Parameter	Symbol	Conditions	Ratings	Unit
Maximum supply voltage	V _{DD} max	Ta = 25°C	-0.3 to +7.0	V
I/O voltages	V _I , V _O max	Ta = 25°C	-0.3 to V _{DD} + 0.3	V
Allowable power dissipation	Pd max	Ta ≤ 70°C	550	mW
Operating temperature	Topr		-30 to +75	°C
Storage temperature	Tstg		-55 to +125	°C
Soldering heat resistances (pins only)		10 seconds	235	°C
I/O current	I _I , I _O max		±20*	mA

Note: * Per cell for basic I/O cells

Allowable Operating Ranges at $Ta = -30 \text{ to } +75^{\circ}\text{C}$, $V_{SS} = 0 \text{ V}$

Parameter	Symbol Conditions		min	typ	max	Unit
Supply voltage	V _{DD}		4.5	5.0	5.5	V
Input voltage range	V _{IN}		0		V _{DD}	V

DC Characteristics at V_{SS} = 0 V, V_{DD} = 4.5 to 5.5 V, Ta = –30 to +75 $^{\circ}C$

Parameter	Symbol	Applicable Pins* (See below)		min	typ	max	Unit
Input high level voltage	V _{IH} 1	TTI compatible: (1)		2.2			V
Input low level voltage	V _{IL} 1	TTL compatible: (1)				0.8	V
Input high level voltage	V _{IH} 2	TTL compatible, with	null un register: (0)	2.2			V
Input low level voltage	V _{IL} 2	TTL compatible, with	ull-up resistor: (9)			0.8	V
Input high level voltage	V _{IH} 3	TTL compatible, Schr	mitt: (2) and (10)	2.2			V
Input low level voltage	V _{IL} 3	TTE compatible, Scri	mit. (2), and (10)			0.8	V
Output high level voltage	V _{OH} 1	I _{OH} = -2 mA	(E) (7) and (0)	V _{DD} – 2.1			V
Output low level voltage	V _{OL} 1	I _{OL} = 2 mA	(5), (7), and (9)			0.4	V
Output high level voltage	V _{OH} 2	I _{OH} = -8 mA	(3)	V _{DD} – 2.1			V
Output low level voltage	V _{OL} 2	I _{OL} = 8 mA	(3)			0.4	V
Output high level voltage	V _{OH} 3	$I_{OH} = -4 \text{ mA}$	(6), and (10)	V _{DD} – 2.1			V
Output low level voltage	V _{OL} 3	I _{OL} = 24 mA	(b), and (10)			0.4	٧
Output high level voltage	V _{OL} 5	I _{OL} = 24 mA: (8)				0.4	٧
Output high level voltage	V _{OL} 4	I _{OL} = 2 mA: (4)				0.4	٧
Input leakage current	I _{IL}	$V_{I} = V_{SS}, V_{DD}$: (1), (2)),and (10)	-10		+10	μA
Output leakage current	loz	For high-impedance outputs: (6), and (10)		-10		+10	μA
Pull-up resistance	R _{UP}	(9)		40	80	160	kΩ

* The entries in the "Applicable Pins" column specify the following pin sets.

[Input]

1: CSCTRL, SUA0 to SUA6, TEST0 to TEST4

2: SBSO, SCOR, WFCK, ZCS, ZDIOR, ZDIOW, ZDMACK, ZHRST, ZRESET, ZRD, ZWR, BCK, C2PO, LRCK, SDATA, DA0 to DA2, ZCS1FX, ZCS3FX

[Output]

3: MCK, MCK2

4: ZRSTCPU, ZRSTIC, ZINT1 5: ZINT, ZSWAIT

6: DMARQ, HINTRQ

7: RA0 to RA9, ZCAS0, ZCAS1, ZLWE, ZOE, ZRAS0, ZRAS1, ZUWE, EXCK

8: IORDY, ZIOCS16

[I/O]


9: D0 to D7, IO0 to IO15

10: DD0 to DD15, ZDASP, ZPDIAG

Note: XTAL, XTALCK

The above pins are not included in the DC characteristics.

Sample Recommended Oscillator Circuit



R1 = 120 k Ω R2 = 47 k Ω C1 = 30 pF For a crystal oscillator frequency of 16.9344 MHz. Alternatively: R1 = 3.3 k Ω R2 = None

C1 = 5 pF

For a crystal oscillator frequency of 33.8688 MHz.
For an oscillator frequency of 33.8688, the third harmonic is used. This means that precise component values will be influenced by the printed circuit board. Consult the manufacturer of the crystal to determine the circuit constants for this frequency.

Pin Functions

Type: I: Input pin, O: Output pin, B: Bidirectional pin, P: Power supply pin, NC: No connection pin

			Type: 1. Input pin, C. Output pin, B. Biancetional pin, 1. 1 ower supply pin, 140. 140 connection pin
Pin No.	Symbol	Туре	Function
1	V _{SS0}	Р	
2	ZRAS0	0	Buffer DRAM RAS signal output 0 (This pin is used normally.)
3	ZRAS1	0	Buffer DRAM RAS signal output 1
4	V _{SS0}	Р	
5	ZCAS0	0	Buffer DRAM CAS signal output 0 (This pin is used normally.)
6	ZCAS1	0	Buffer DRAM CAS signal output 1
7	V _{SS0}	Р	
8	ZOE	0	Buffer RAM output enable
9	ZUWE	0	Buffer RAM upper write enable
10	ZLWE	0	Buffer RAM lower write enable
11	RA0	0	
12	RA1	0	
13	RA2	0	
14	RA3	0	RA0 to RA6 are the data buffer DRAM address signal output.
15	RA4	0	
16	RA5	0	
17	RA6	0	
18	V _{DD}	Р	
19	V _{SS0}	P	
20	RA7	0	
21	RA8	0	RA7 to RA9 are the data buffer DRAM address signal output.
22	RA9	0	TVA to tva are the data buller bravial address signal output.
23	V _{SS0}	P	
24	TEST0	NC	
25	12310	NC	
26	TEST1	NC	
27	TEST1	NC	
28	TEST2	NC	
	15513	NC	
30	IO0	В	
31	IO1	В	
	101	В	Data buffer DRAM data I/O
32			These pins have built-in pull-up resistors.
33	103	В	
34	104	В	
35	IO5	В	
36	V _{SS0}	P P	
37	V _{DD}		
38	106	В	
39	107	В	
40	108	В	Data huffan DDAM Jata I/O
41	109	В	Data buffer DRAM data I/O
42	IO10	В	These pins have built-in pull-up resistors.
43	IO11	В	
44	IO12	В	
45	IO13	В	
46	IO14	В	
47	IO15	В	
48	EXCK	0	SUB-CODE I/O
49	WFCK	I,	
50	SBSO	I	

- Note: 1. NC (no connection) pins must be left open.

 2. Pin names (signal names) that begin with a Z have negative (inverted) logic.

 3. V_{SS0} is the logic system ground and V_{SS1} is the IDE interface driver ground.

Continued from preceding page.

Type: I: Input pin, O: Output pin, B: Bidirectional pin, P: Power supply pin, NC: No connection pin

			Type. I. input pin, C. Guiput pin, E. Bianocaentai pin, T. Towor Supply pin, No. No Commodition pin
Pin No.	Symbol	Туре	Function
51	SCOR	- I	SUB-CODE input pin
52	V _{SS0}	Р	
53	V _{SS0}	Р	
54	TEST4	I	Test input. This must be tied low.
55	V _{SS0}	Р	
56	V _{SS0}	Р	
57	ZINT1	0	Interrupt request signal output to the microcontroller from the IDE block.
58	V _{SS0}	Р	
59	V _{SS0}	Р	
60	V _{SS0}	Р	
61		NC	
62		NC	
63	V _{SS0}	Р	
64	SDATA	1	
65	BCK	1	
66	LRCK	1	CD-DSP interface
67	C2PO	Ī	
68	MCK2	0	XTALCK 1/1, 1/2, 1/512, and stop output
69	V _{SS0}	Р	
70	XTALCK	1	Xtal oscillator input
71	XTAL	0	Xtal oscillator output
72	V _{SS0}	P	
73	V _{DD}	P	
74	MCK	0	XTALCK 1/1, 1/2, and stop output
75	V _{SS0}	P	The state of the s
76	ZRSTIC	i	Reset signal to drive reset IC
77	CSCTRL	i	Selects active high or active low for the microcontroller CS line.
78	ZRESET	1	LSI reset
79	ZRD	i	Microcontroller data read signal input
80	ZWR	i	Microcontroller data write signal input
81	zcs	i	Input for the register chip select signal from the microcontroller
82	V _{SS0}	P	The state of the s
83	SUA0	i	
84	SUA1	i .	
85	SUA2	i	
86	SUA3	i	
87	SUA4	i	
88	SUA5	i	
89	SUA6	i	
90	V _{DD}	P	
91	V _{SS0}	P .	
92	D0	В	
93	D1	В	
94	D2	В	
95	D3	В	Microcontroller data signals
96	D3	В	These pins have built-in pull-up resistors.
97	D5	В	-
98	D5	В	
99	D6	В	
		0	Interrupt request signal output to the microcontroller
100	ZINT	U	Interrupt request signal output to the microcontroller

Continued on next page.

Note: 1. NC (no connection) pins must be left open.

2. Pin names (signal names) that begin with a Z have negative (inverted) logic.

3. V_{SS0} is the logic system ground and V_{SS1} is the IDE interface driver ground.

Continued from preceding page.

Type: I: Input pin, O: Output pin, B: Bidirectional pin, P: Power supply pin, NC: No connection pin

Pin No.	Symbol	Туре	Function
101	ZRSTCPU	0	
102	ZWAIT	0	
103	ZHRST	- I	
104	ZDASP	В	ATABL control of mode
105	ZCS3FX	1	- ATAPI control signals
106	ZCS1FX	- 1	
107	DA2	I	
108	V _{SS0}	Р	
109	V _{DD}	Р	
110	DA0	I	
111	ZPDIAG	В	
112	DA1	- 1	ATAPI control signals
113	ZIOCS16	0	
114	HINTRQ	0	
115	ZDMACK	ı	
116	V _{SS1}	Р	
117	IORDY	0	- ATAPI control signals
118	ZDIOR	I	A LACT COULD Signals
119	ZDIOW	I	
120	DMARQ	0	
121	DD15	В	ATAPI data bus
122	V _{SS1}	Р	
123	DD0	В	
124	DD14	В	
125	DD1	В	ATAPI data bus
126	DD13	В	
127	V _{SS1}	Р	
128	V _{DD}	Р	
129	DD2	В	
130	DD12	В	ATAPI data bus
131	DD3	В	
132	V _{SS1}	Р	
133	DD11	В	
134	DD4	В	ATAPI data bus
135	DD10	В	
136	V _{SS1}	Р	
137	V _{DD}	Р	
138	DD5	В	
139	DD9	В	ATAPI data bus
140	DD6	В	
141	V _{SS1}	Р	
142	DD8	В	- ATAPI data bus
143	DD7	В	
144	V _{DD}	Р	

Note: 1. NC (no connection) pins must be left open.
2. Pin names (signal names) that begin with a Z have negative (inverted) logic.
3. V_{SS0} is the logic system ground and V_{SS1} is the IDE interface driver ground.

Pin Functions

1. ATA-PI Pins

• ZCS1FX (input)

Chip select signal for selecting the command block register.

• ZCS3FX (input)

Chip select signal for selecting the control block register.

• DA0 to DA2 (input)

Address for accessing the ATAPI registers.

• ZDASP (I/O)

Drive 1 is output and drive 0 is input.

Signal used to indicate to drive 0 that drive 1 exists.

An external pull-up resistor must be connected to this pin.

• DD0 to DD15 (I/O)

16-bit data bus. Can be used for either 8-bit or 16-bit data transfers.

• ZDIOR (input)

Read strobe signal from the host.

• ZDIOW (input)

Write strobe signal from the host.

• ZDMACK (input)

Acknowledge signal from the host in response to the drive DMARQ request signal during DMA transfers.

The pin circuit does not include a pull-up resistor.

• DMARQ (output)

Drive request signal during DMA transfers

• HINTRQ (output)

Drive interrupt signal to the host

• ZIOCS16 (output)

Signal asserted by the drive when the drive supports 16-bit transfers.

This signal is not asserted during DMA transfers.

• IORDY (output)

Signal that indicates that the drive has completed response preparations during data transfers.

This signal is low when the drive is not ready.

• ZPDIAG (I/O)

Signal asserted by drive 1 to inform drive 0 that diagnostics have completed.

An external pull-up resistor must be connected to this pin.

• ZHRST (input)

Reset signal from the host.

The pin circuit does not include a pull-up resistor.

2. MC (microcontroller) Interface Pins

• ZCS (input)

Microcontroller chip select signal

• CSCTRL (input)

Microcontroller chip select logic selection signal

High - ZCS functions as an active low signal.

Low - ZCS functions as an active high signal.

• ZRD, ZWR, SUA0 to SUA6 (input)

Microcontroller interface control signals.

The SUA0 to SUA6 pins are address lines.

• ZSWAIT (output)

When the microcontroller is accessing RAM, the sub-CPU must wait if this pin is low.

• D7 to D0 (I/O)

Microcontroller data bus. Pull-up resistors are built in.

• ZINT (output)

Interrupt request signal output to the microcontroller. A pull-up resistor is built in.

• ZINT1 (output)

Interrupt request signal output from the IDE block to the microcontroller. An external pull-up resistor must be connected to this pin.

3. Buffer RAM Pins

• IO0 to IO15 (I/O)

Buffer DRAM data bus. A pull-up resistor is built in.

• RA0 to RA9 (output)

Buffer RAM address lines.

• ZRAS0, ZRAS1 (output)

Buffer DRAM RAS outputs. Normally, ZRAS0 is used, but if two 1-Mb ($64k \times 16$ bits) chips are used, then both ZRAS0 and ZRAS1 are used, one for each of the chips.

• ZCAS0, ZCAS1 (output)

Buffer DRAM CAS outputs. Normally, ZCAS0 is used, but if two 1-Mb ($64k \times 16$ bits) chips are used, then both ZCAS0 and ZCAS1 are used, one for each of the chips. When using a two-CAS type DRAM, connect ZCAS0 to UCAS, and ZCAS1 to LCAS.

• ZOE (output)

Buffer DRAM read output signal.

• ZUWE, ZLWE (output)

Buffer DRAM write output signals. Connected the corresponding DRAM pins.

4. Subcode Interface Pins

• EXCK, WFCK, SBSO, SCOR (input or output)

These are the subcode interface connections. The LC895195 acquires subcode data by connection with the CD-DSP and sends that data to the host.

5. CD-DSP Data Pins

• BCK, SDATA, LRCK, C2PO (input)

The LC895195 reads in the CD-ROM data by connecting to the CD-DSP.

The C2PO pin is used for the C2 flags.

6. Other Pins

• ZRESET (input)

This is the LC895195 reset pin. The LC895195 is reset by a low level on this pin.

This pin must be held low for at least 1 µs when power is first applied.

• XTALCK, XTAL

These pins can drive a 16.9344-MHz or 33.8688-MHz oscillator.

Alternatively, an external clock can be input to the XTALCK pin.

• MCK (output)

This pin outputs either the XTALCK frequency or that frequency divided by 2. This output can be turned off.

• MCK2 (output)

This pin outputs either the XTALCK frequency or that frequency divided by 512. This output can be turned off.

• ZRSTIC (output)

This pin can be set to output a low level either by writing to the microcontroller write register R46 bit 7 (ZSYSRTS) or by setting the ZHRST pin (pin 103) low. This pin goes to the high-impedance state when both ZSYSRST and ZHRST are high.

Since this pin has an open-drain circuit, an external pull-up resistor must be used.

• ZRSTCPU (output)

When an ATAPI soft reset command (08h) has been received, this pin generates a low-going pulse with a duration of about 1 ms (when the XTALCK frequency is 34 MHz). (This pulse will have a duration of about 2 ms when the XTALCK frequency is 16 MHz.)

At this time a microcontroller interrupt will be generated. When the ZRESET pin (pin 78) becomes active (low), the ZRESET signal will be output without change to the ZRSTCPU pin.

Since this pin has an open-drain circuit, an external pull-up resistor must be used.

- No products described or contained herein are intended for use in surgical implants, life-support systems, aerospace equipment, nuclear power control systems, vehicles, disaster/crime-prevention equipment and the like, the failure of which may directly or indirectly cause injury, death or property loss.
- Anyone purchasing any products described or contained herein for an above-mentioned use shall:
 - ① Accept full responsibility and indemnify and defend SANYO ELECTRIC CO., LTD., its affiliates, subsidiaries and distributors and all their officers and employees, jointly and severally, against any and all claims and litigation and all damages, cost and expenses associated with such use:
 - ② Not impose any responsibility for any fault or negligence which may be cited in any such claim or litigation on SANYO ELECTRIC CO., LTD., its affiliates, subsidiaries and distributors or any of their officers and employees jointly or severally.
- Information (including circuit diagrams and circuit parameters) herein is for example only; it is not guaranteed for volume production. SANYO believes information herein is accurate and reliable, but no guarantees are made or implied regarding its use or any infringements of intellectual property rights or other rights of third parties.

This catalog provides information as of November, 1997. Specifications and information herein are subject to change without notice.