

CD-ROM Driver with On-Chip SCSI Interface and Subcode Functions

Preliminary

Overview

The LC895124 is the next-generation version of the LC89512 and is a CD-ROM decoder that includes a SCSI interface that supports the high-speed transfers (10 MB/s) of the FAST SCSI standard.

Functions

CD-ROM ECC function, subcode read function, SCSI interface

Features

- On-chip SCSI interface (with built-in SCAM selection register)
- Supports 8× playback Using ×16 80-ns DRAMs
- Supports 4× playback Using ×16 80-ns DRAMs or ×8 70-ns DRAMs
- Transfer rates: 10 MB/s (synchronous), 5 MB/s (asynchronous) using ×16 80-ns DRAMs*1
- Transfer rates: 8.467 MB/s (synchronous), 4.2336 MB/s (asynchronous) using ×8 70-ns DRAMs*2
- PSRAM can be used, providing 5 MB/s transfers in synchronous mode and 5 MB/s transfers in asynchronous mode.
- Supports the connection of up to 32 Mb of buffer RAM (using DRAM) (Up to 2 Mb when PSRAM is used)
- The user can freely set the CD main channel, C2 flag, and other areas in buffer RAM.
- Batch transfer function (transfers the CD main channel and C2 flag data in a single operation)
- Multi-block transfer function (automatically transfers multiple blocks in a single operation)

- High-speed transfer mode supports a 10-MB/s (synchronous) transfer rate using ×8 80-ns DRAMs
- Subcode ECC function


Note: 1. For speeds up to 8× speed, use a SCSI master clock frequency of 20 MHz.

2. For speeds up to 4× speed, use a SCSI master clock frequency of 16.9344 MHz.

Package Dimensions

unit: mm

3214-SQFP144



Specifications

Absolute Maximum Ratings at $V_{SS} = 0 \text{ V}$

Parameter	Symbol	Conditions	Ratings	Unit
Maximum supply voltage	V _{DD} max	Ta = 25°C	-0.3 to +7.0	V
I/O voltages	V _I , V _O	Ta = 25°C	-0.3 to V _{DD} + 0.3	V
Allowable power dissipation	Pd max	Ta ≤ 70°C	450	mW
Operating temperature	Topr		-30 to +70	°C
Storage temperature	Tstg		-55 to +125	°C
Soldering heat resistances (pins only)		10 seconds	260	°C

SANYO Electric Co.,Ltd. Semiconductor Bussiness Headquarters TOKYO OFFICE Tokyo Bldg., 1-10, 1 Chome, Ueno, Taito-ku, TOKYO, 110-0005 JAPAN

Allowable Operating Ranges at Ta = -30 to $+70^{\circ}C$, $V_{SS} = 0$ V

Parameter	Symbol	Conditions	min	typ	max	Unit
Supply voltage	V _{DD}		4.5	5.0	5.5	V
Input voltage range	V _{IN}		0		V _{DD}	V

DC Characteristics at V_{SS} = 0 V, V_{DD} = 4.5 to 5.5 V, Ta = –30 to +70 $^{\circ}C$


Parameter	Symbol	Applicable Pins	min	typ	max	Unit
Input high level voltage	V _{IH} 1	All input pine other than (1) (2) and VTALCV	2.2			V
Input low level voltage	V _{IL} 1	All input pins other than (1), (3), and XTALCK			0.8	V
Input high level voltage	V _{IH} 2	RESET, IO0 to IO15, D0 to D7, RD, CS, WR, WFCK,	2.5			V
Input low level voltage	V _{IL} 2	SBSO, SCOR (1)			0.6	V
Input high level voltage	V _{IH} 3	Input pins (3), ACK, and ATN	2.0			V
Input low level voltage	V _{IL} 3	Imput pins (3), ACK, and ATN			0.8	V
Output high level voltage	V _{OH} 1	I _{OH} 1 = -2 mA: All output pins except (2), (3), and XTALCK, IO0 to IO15, and D0 to D7	2.4			V
Output low level voltage	V _{OL} 1	I _{OL} 1 = 2 mA: All output pins except (2), (3), and XTALCK, IO0 to IO15, and D0 to D7			0.4	V
Output low level voltage	V _{OL} 2	I _{OL} 2 = 2 mA: INT1, INT0, and ZSWAIT (open-drain outputs with pull-up resistors) (2)			0.4	V
Output low level voltage	V _{OL} 3	$I_{OL}3 = 48 \text{ mA: } \overline{DB0}, \text{ to } \overline{DB7}, \overline{DBP}, \overline{BSY}, \text{ I/O, } \overline{MSG}, \overline{SEL}, \overline{RST}, \overline{REQ}, \text{ C/D (3)}$			0.4	V
Input leakage current	ΙL	$V_I = V_{SS}$, V_{DD} : All input pins	-25		+25	μA
Pull-up resistance	R _{UP}	IO0 to IO15, D0 to D7, INT0, INT1, ZSWAIT	40	80	160	kΩ

Note: The subcode-related pins in group (1) are not provided by the LC895124.

SCSI Pin Input Characteristics

Parameter	Symbol	Conditions	min	typ	max	Unit
Input threshold voltage	V _{t+t1} V -45 to 55 V			1.60	2.00	V
Imput tilleshold voltage	V_{t-t1}	$V_{DD} = 4.5 \text{ to } 5.5 \text{ V}$	0.80	1.11		V
Hysteresis width	ΔV_{tt1}	$V_{DD} = 5.0 \text{ V}$	0.41	0.49		V

Sample Recommended Oscillator Circuit




 $\begin{aligned} \text{R1} &= 120 \text{ k}\Omega \\ \text{R2} &= 47 \text{ }\Omega \\ \text{C1} &= 30 \text{ pF} \end{aligned}$

Crystal oscillator frequencies: XTALCK0 = 16.9344 MHz and XTALCK1 = 20 MHz

crystal oscillator frequencies. XTALCK0 = 16.9344 MHz and XTALCK1 = 20 MHz or: R1 = 3.3 k Ω R2 = None C1 = 5 pF Crystal oscillator frequency: XTALCK0 = 33.8688 MHz If third harmonic overtones appear when using a 33.8688 MHz frequency with the recommended circuit example, consult with the manufacturer of the crystal element, since detailed values of the circuit constants will be influenced by the printed circuit board. printed circuit board.

Block Diagram



- Note: 1 BCK, SDATA, LRCK, C2PO
 2. <u>DB0</u> to <u>DB7</u>, DBP, BSY, MSG, <u>SEL</u>, <u>RST</u>, <u>REQ</u>, I/O, C/D
 - 3. ACK, ATN
 - 4. ZRD, ZWR, SUA0 to SUA6, ZCS, CSCTRL
 - 5. D0 to D7
 - 6. IO0 to IO15
 - 7. RA0 to RA16, ZRAS0, ZRAS1, ZCAS0, ZCAS1, ZOE, ZUWE, ZLWE

Note: IO8 to IO15 and RA9 to RA16 are the same pins.

Subcode pins are connected to CD-DSP or to V_{SS}.

Pin Functions

Type: I: Input pin, O: Output pin, B: Bidirectional pin, P: Power supply pin, NC: No connection pin

Pin No.	Symbol	Туре	Function
1	V _{SS0}	P	1 4164511
2	V _{SS0}	Р	
3	V _{SS0}	Р	
4	V _{SS0}	Р	
5	ZRAS0	0	Buffer RAM RAS signal output pin 0 (Normally, pin 0 is used)
6	ZRAS1	0	Buffer RAM RAS signal output pin 1
7	ZCAS0	0	Buffer RAM CAS signal output pin 0 (Normally, pin 0 is used)
8	ZCAS1	0	Buffer RAM CAS signal output pin 1
9	ZOE	0	Buffer RAM output enable
10	ZUWE	0	Buffer RAM upper write enable
11	ZLWE	0	Buffer RAM lower write enable
12	V _{SS0}	Р	Suite 14 th lower wine or associ
13	RA0	0	
14	RA1	0	
15	RA2	0	Buffer RAM address signal outputs
16	RA3	0	Buildi TV III addiess signal outputs
17	RA4	0	
18	V _{DD}	P	
19		P	
20	V _{SS0} RA5	0	
21	RA6	0	-
22	RA7	0	Buffer RAM address signal outputs
		0	
23	RA8		
24	RA9 (IO15)	В	
25	RA10 (IO14)	В	Address outputs for the buffer RAM or data I/O pins The pin circuits include pull-up resistors.
26	RA11 (IO13)	B B	The pirt direction module pair up resistors.
27	RA12 (IO12)	Р	
29	V _{SS0}	В	
	RA13 (IO11)		
30	RA14 (IO10)	B B	Address outputs for the buffer RAM or data I/O pins The pin circuits include pull-up resistors.
32	RA15 (IO9)	В	The pin distant monage pair up recipiers.
	RA16 (IO8)		
33	IO7 IO6	B B	Buffer PAM data I/O. The nin circuit includes a pull-up reciptor
35	106 105	В	Buffer RAM data I/O. The pin circuit includes a pull-up resistor.
36		P	
	V _{SS0}	P	
37	V _{DD}	В	
	104	_	
39 40	IO3 IO2	В	Address outputs for the buffer RAM or data I/O pins
	IO2 IO1	В	The pin circuits include pull-up resistors.
41			
42	IO0	B P	
43	V _{SS0}		Constal assillates insure
44	XTALCK0	1	Crystal oscillator input
45	XTAL0	0	Crystal oscillator output
46	V _{DD}	P	O teste the VTN OVO formula and the formula of the U. C.
47	MCK	0	Outputs the XTALCK0 frequency, or that frequency divided by 2.
48	TEST0	1	Totale Thomasic worth considering
49	TEST1	1	Test pins. These pins must be connected to V _{SS0} .
50	TEST2	I	

- Note: 1. NC pins must be left open. Do not connect any signal to these pins.

 2. Pin names that start with Z are negative-logic signals.

 3. V_{SS0} is the logic system ground and V_{SS1} is the SCSI interface ground.

 4. Applications that use DRAM must insert resistors in the CAS and RAS lines, connect capacitors between these lines and ground, and take any other measures necessary to prevent undershoot in the DRAM related circuits.
 - 5. Since these circuits include buffers that sink 48 mA, adequate noise prevention measures must be applied.

Continued on next page.

Continued from preceding page.

Type: I: Input pin, O: Output pin, B: Bidirectional pin, P: Power supply pin, NC: No connection pin

Pin No.	Symbol	Туре	Function	
51	TEST3	I		
52	TEST4	i	Test pins. These pins must be connected to V _{SS0} .	
53	ZRESET	i	LSI reset. The LSI is reset on a 0 input.	
54	V _{DD}	P	Editoda. The Edito toda of hipat.	
55	V _{SS0}	P		
56	CSCTRL	i	Selects active-high or active-low for the microcontroller CS logic.	
57	X1EN	i	Selection pin that must be set to 1 when XTALCK1 is used.	
58	XTALCK1	i	SCSI block oscillator circuit input. Selected by X1EN.	
59	XTAL1	0	SCSI block oscillator circuit output.	
60	ZSWAIT	0	WAIT signal output to the microcontroller	
61	V _{DD}	P	The signal output to the mislessentions.	
62	V _{SS0}	P		
63	D0	В		
64	D1	В	-	
65	D2	В	-	
66	D3	В	-	
67	D3	В	Microcontroller data signals	
		-	Wilciocontroller data signals	
68	D5	В		
69	D6	В		
70	D7	В	Missassatrallas data sand sissal issut	
71	ZRD	I	Microcontroller data read signal input	
72	V _{SS0}	Р		
73	V _{DD}	P	Missassattelles data mitta simuli isant	
74	ZWR	1	Microcontroller data write signal input	
75	ZCS	1	Input for the register chip select signal from the microcontroller	
76	SUA0	1		
77	SUA1			
78	SUA2		Desire the selection of from the arises of the	
79	SUA3		Register chip select signal from the microcontoller	
80	SUA4	1		
81	SUA5	1		
82	SUA6	1		
83	ZINT0	0	Interrupt request output to the microcontroller (ECC side. Set with a register.)	
84	ZINT1	0	Interrupt request output to the microcontroller (SCSI side. Set with a register.)	
85		NC		
86		NC		
87		NC		
88		NC		
89	\ <u>\</u>	NC		
90	V _{DD}	P		
91	V _{SS1}	P		
92		NC		
93		NC		
94	DD2	NC	CCCI consection	
95	DB0	В	SCSI connection	
96	V _{SS1}	P		
97	DB1	В	SCSI connection	
98	DB2	В		
99	V _{SS1}	P		
100	DB3	В	SCSI connection	

Note: 1. NC pins must be left open. Do not connect any signal to these pins.

- No plins must be let year. Do not connect any signal to mose plins.
 Pin names that start with Z are negative-logic signals.
 V_{SSO} is the logic system ground and V_{SS1} is the SCSI interface ground.
 Applications that use DRAM must insert resistors in the CAS and RAS lines, connect capacitors between these lines and ground, and take any other measures necessary to prevent undershoot in the DRAM related circuits.
- 5. Since these circuits include buffers that sink 48 mA, adequate noise prevention measures must be applied.

Continued on next page.

Continued from preceding page.

Type: I: Input pin, O: Output pin, B: Bidirectional pin, P: Power supply pin, NC: No connection pin

Pin No.	Symbol	Туре	Function
101	DB4	В	SCSI connection
102	V _{SS1}	Р	
103	DB5	В	SCSI connection
104	DB6	В	SCSI connection
105	V _{SS1}	Р	
106	DB7	В	SCSI connection
107	DBP	В	SCSI connection
108	V _{SS1}	Р	
109	V_{DD}	Р	
110	ĀTN	В	SCSI connection
111	BSY	В	SCSI connection
112	V _{SS1}	Р	
113	ACK	В	SCCI connection
114	RST	В	SCSI connection
115	V _{SS1}	Р	
116	MSG	В	CCCI connection
117	SEL	В	SCSI connection
118	V _{SS1}	Р	
119	C/D	В	CCCI connection
120	REQ	В	SCSI connection
121		NC	
122		NC	
123		NC	
124	V _{SS1}	Р	
125	I/O	В	SCSI connection
126	V_{DD}	Р	
127	V_{SS0}	Р	
128		NC	
129		NC	
130		NC	
131		NC	
132		NC	
133		NC	
134	V _{SS0}	Р	
135	V _{SS0}	Р	
136	V _{SS0}	Р	
137		NC	
138		NC	
139	C2PO	I	
140	SDATA	ı	CD-DSP interface
141	BCK	I	ob bot interface
142	LRCK	I	
143		NC	
144	V_{DD}	Р	

Note: 1. NC pins must be left open. Do not connect any signal to these pins.

- Pin names that start with Z are negative-logic signals.
 V_{SSO} is the logic system ground and V_{SS1} is the SCSI interface ground.
 Applications that use DRAM must insert resistors in the CAS and RAS lines, connect capacitors between these lines and ground, and take any other measures necessary to prevent undershoot in the DRAM related circuits.
- 5. Since these circuits include buffers that sink 48 mA, adequate noise prevention measures must be applied.

Pin Functions

1. SCSI Pins

• BSY, ACK, MSG, SEL, REQ, ATN, I/O, C/D (input and output) SCSI bus control pins.

• $\overline{DB0}$ to $\overline{DB7}$, \overline{DBPB} (input and output)

These are the SCSI data bus pins.

2. Microcontroller Interface Pins

• ZCS (input)

Microcontroller chip select line

• CSCTRL (input)

Microcontroller chip select logic selection signal

High - ZCS is an active low signal.

Low - ZCS is an active high signal.

• ZRD, ZWR, SUA0 to SUA6 (input)

Microcontroller interface control signal

The SUA0 to SUA6 pins are used for addressing.

• ZSWAIT (output)

When the microcontroller accesses RAM, it must wait if this pin is low.

This is a built-in pull-up resistor open drain output.

• D7 to D0 (input and output)

Microcontroller data bus. Pull-up resistors are built in.

• ZINT0, ZINT1 (output)

Interrupt request output to the microcontroller. A SCSI-side interrupt can be output from ZINT1 by setting the C register (bit 7 in R11).

This is a built-in pull-up resistor open drain output.

3. Buffer RAM Pins

• IO0 to IO15 (input and output)

Buffer RAM data bus. Pull-up resistors are built in. The IO8 to IO15 pins have shared functions as the RA9 to RA16 pins.

This means that 16-bit PSRAM cannot be used.

• RA0 to RA16 (output)

Buffer RAM address lines. RA9 to RA16 have shared functions as the IO8 to IO15 pins.

This means that 16-bit PSRAM cannot be used.

• ZRAS0, ZRAS1, (ZCS0), (ZCS1) (output)

Buffer DRAM RAS outputs. Normally, ZRAS0 is used. However, when two 1-MB ($64k \times 16$ -bit) DRAM chips are used, the respective DRAM RAS pins are connected to ZRAS0 and ZRAS1. Connected to the CS pin if PSRAM is used.

• ZCAS0, ZCAS1 (output)

Buffer DRAM CAS outputs. Normally, ZCAS0 is used. However, when two 1-MB ($64k \times 16$ -bit) DRAM chips are used, the respective DRAM CAS pins are connected to ZCAS0.

• ZOE (output)

Buffer RAM read output signal

• ZUWE, ZLWE (output)

Buffer RAM write output signals. Connected to the corresponding pins on the RAM chip.

Leave ZUWE open if an 8-bit RAM is used.

4. CD DSP Data Pins

• BCK, SDATA, LRCK, C2PO (input)

The LC895124 reads in CD-ROM data over these pins connected to a CD DSP.

C2PO is the C2 flag pin.

5. Other Pins

• ZRESET (input)

Reset input to the LC895124. The LC895124 is reset by a low-level input.

This pin must be held low for a period of at least 1 µs when power is first applied.

• XTALCK0, XTAL0

The main clock for the ECC and SCSI blocks. These pins support frequencies from 16.9344 to 25 MHz.

When a double-frequency input is used, these pins accept frequencies up to 38 MHz.

Use a double-frequency input when a ceramic oscillator and DRAM are used.

(This is because the internal clock must have a 50% duty.)

An external clock may input to the XTALCK pin.

The SCSI block main clock can also be provided from XTALCK1 and XTAL1 if so specified by the setting of X1EN (pin 89).

XTALCK1, XTAL1

The main clock for the ECC and SCSI blocks. These pins are enabled for oscillator operation by setting X1EN (pin 89). The LC895124 is designed so that the ECC and SCSI blocks can also be operated asynchronously.

This means that precise 10-MB/s synchronous transfers can be achieved by providing a 20-MHz input to XTALCK1 and XTAL1.

A ceramic oscillator may be used here since only the rising edge of this signal is used.

In applications that do not use these pins, XTALCK1 must be tied to V_{SS} and XTAL1 must be left open.

• X1EN (input)

Set this pin to 1 to us use XTALCK1 and XTAL1 for the SCSI block main clock.

Set this pin to 0 to drive both the ECC and SCSI blocks from XTALCK0 and XTAL0.

MCK (output)

Outputs either the XTALCK0 frequency or that frequency divided by 2. This pin's output can also be stopped if desired.

- No products described or contained herein are intended for use in surgical implants, life-support systems, aerospace equipment, nuclear power control systems, vehicles, disaster/crime-prevention equipment and the like, the failure of which may directly or indirectly cause injury, death or property loss.
- Anyone purchasing any products described or contained herein for an above-mentioned use shall:
 - ① Accept full responsibility and indemnify and defend SANYO ELECTRIC CO., LTD., its affiliates, subsidiaries and distributors and all their officers and employees, jointly and severally, against any and all claims and litigation and all damages, cost and expenses associated with such use:
 - ② Not impose any responsibility for any fault or negligence which may be cited in any such claim or litigation on SANYO ELECTRIC CO., LTD., its affiliates, subsidiaries and distributors or any of their officers and employees jointly or severally.
- Information (including circuit diagrams and circuit parameters) herein is for example only; it is not guaranteed for volume production. SANYO believes information herein is accurate and reliable, but no guarantees are made or implied regarding its use or any infringements of intellectual property rights or other rights of third parties.

This catalog provides information as of February, 1996. Specifications and information herein are subject to change without notice.