

# CX29600

## OptiPHY™ - M155 STS-3 SONET/SDH Multiplexer

CX29600 is a highly integrated, single-port chip that provides SONET/SDH processing and multiplexer/demultiplexer functions for a single STS-3/STM-1 data stream. All mappings are compliant with SONET/SDH standards including Bellcore GR-253, ANSI T1.105, and ITU G.707.


The CX29600 supports full-duplex overhead processing of SONET/SDH data streams for section, line, and path layers, framing, scrambling/descrambling, alarm detection/insertion, and BIP error monitoring. Serial interfaces for Section and Line DCC's are also provided. Automatic Protection Switching (APS) is supported via full K1/K2 byte access with Bit Error Rate (BER) calculations done in hardware. This APS support is also fully compatible with Mindspeed's APS protocol stack software package.

The line-side interface is compliant with industry standard LVPECL serial interface transceivers. The drop-side interface is a byte-wide data and clock interface for STS-3 streams in Mindspeed's SONET Interleave interface (SI-Bus) format. This interface provides the ability to pass payload information to nearby processing elements in either STS-1, VC-4 or VC-3 format. An additional serial data channel is provided to support downstream processing (i.e., HDLC). *-Continued-*

### Distinguishing Features

- Processes combinations of STS-3 payload framing/multiplexing for:
  - 1x STS-3/STM-1
- Glueless connectivity to the CX29503 and CX28500/CX28560 devices.
- Automatic Protection Switching
  - Bit Error Rate calculations performed in hardware
  - User-programmable signal fail and signal degrade thresholds
- Device Driver reference source code available
- Generates/terminates section, line, and path overhead. *-Continued-*

### Functional Block Diagram



## Ordering Information

Model Number	Package	Operating Temperature
CX29600	27 mm PBGA	-40 °C to 85 °C

## Revision History

Document Number	Date	Comments
29600-DSH-001-B	June 2005	Revision B. Added note to tie JTAG TRST* low when not using JTAG. Updated pins lists and diagrams to differentiate between power/ground pins and reserved/unused pins.
29600-DSH-001-A	November 2004	Initial Release

© 2004, 2005 Mindspeed Technologies Inc.  
All Rights Reserved.

Information in this document is provided in connection with Mindspeed Technologies ("Mindspeed") products. These materials are provided by Mindspeed as a service to its customers and may be used for informational purposes only. Mindspeed assumes no responsibility for errors or omissions in these materials. Mindspeed may make changes to specifications and product descriptions at any time, without notice. Mindspeed makes no commitment to update the information and shall have no responsibility whatsoever for conflicts or incompatibilities arising from future changes to its specifications and product descriptions.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted by this document. Except as provided in Mindspeed's Terms and Conditions of Sale for such products, Mindspeed assumes no liability whatsoever.

THESE MATERIALS ARE PROVIDED "AS IS" WITHOUT WARRANTY OF ANY KIND, EITHER EXPRESS OR IMPLIED, RELATING TO SALE AND/OR USE OF MINDSPEED PRODUCTS INCLUDING LIABILITY OR WARRANTIES RELATING TO FITNESS FOR A PARTICULAR PURPOSE, CONSEQUENTIAL OR INCIDENTAL DAMAGES, MERCHANTABILITY, OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT. MINDSPEED FURTHER DOES NOT WARRANT THE ACCURACY OR COMPLETENESS OF THE INFORMATION, TEXT, GRAPHICS OR OTHER ITEMS CONTAINED WITHIN THESE MATERIALS. MINDSPEED SHALL NOT BE LIABLE FOR ANY SPECIAL, INDIRECT, INCIDENTAL, OR CONSEQUENTIAL DAMAGES, INCLUDING WITHOUT LIMITATION, LOST REVENUES OR LOST PROFITS, WHICH MAY RESULT FROM THE USE OF THESE MATERIALS.

Mindspeed products are not intended for use in medical, lifesaving or life sustaining applications. Mindspeed customers using or selling Mindspeed products for use in such applications do so at their own risk and agree to fully indemnify Mindspeed for any damages resulting from such improper use or sale.

–Continued from Front–

An 8-bit microprocessor interface is provided for access to control and status registers. This interface provides direct connectivity to the Mindspeed EBUS and the Motorola MPC860 microprocessor interfaces. A full complement of status monitoring, alarm indications, and error counters is provided with maskable interrupts for all status indications.

CX29600 is fully compatible with CX29503 Mindspeed's Broadband Access Multiplexer (BAM) which is a highly integrated STS-1/DS3/E3/DS1/E1/VT1.5 Mapper/Framer. This chipset provides multiplexing solutions from T1/E1 up through STS-3 through either PDH, SONET, or SDH hierarchies.

–Distinguishing Features–Continued

- Embedded clock and data recovery
- Alarm indicators, status monitoring, and error counters
- Provides serial LVPECL interfaces to optical transceivers
- 8-bit microprocessor interface for control and status compatible with the Mindspeed EBUS and Motorola MPC860 interfaces
- Interrupt suppression to suppress low level interrupts when high level interrupts occur
- Low-power 3.3 V process with 5 V tolerant I/O
- JTAG and boundary scan test support

## Applications

- Access Concentrators
- Edge Routers
- SONET Cross Connects

## Line Interface

- Industry standard serial LVPECL interface to external transceivers
- Transmit clock synthesis
- Built-in receive clock and data recovery
- Monitors receive data for LOS conditions

## Overhead Processing

### Section Overhead

- Monitors A1/A2 framing and recovers byte-alignment from incoming serial data
- Provides 64-byte transmit and receive buffers for section trace messages
- Generates and checks errors for B1 BIP
- Serial interface for D1-D3 Section DCC
- Section SEF processing
- Codec compatible E1 orderwire serial interface

### Line Overhead

- Full pointer processor for tributaries
- Generates and checks errors for B2 BIP
- Serial interface for D4-D12 Line DCC
- Register access for S1 Sync byte
- Line AIS, RDI, REI processing
- Codec compatible E2 orderwire serial interface

### Path Overhead

- Provides 64-byte transmit and receive buffers for path trace messages
- Generates and checks errors for B3 BIP
- Generates/monitors for appropriate C2 signal label
- Path AIS, RDI processing

## Payload Mapping/Demapping

- SONET: STS-1 -> STS-1 SPE
- SDH: AU-4 -> VC-4 -> TUG-3 -> TU-3
- SDH: AU-3 -> VC-3

## Drop Interface

- Mindspeed SONET Interleave interface (SI-Bus)
- 8-bit data, clock, and sync interfaces for STS-1, VC-4, or VC-3 payloads

## Control and Status

- 8-bit register interface
- Summary interrupts for various line conditions
- Interrupt suppression of low level alarms based on high level alarm conditions (i.e., LOS).
- Error insertion capability
- "One-second" status and counters latching for alarm/error detection and performance monitoring
- Derives 1-sec output from 8 kHz clock input

## Electromechanical

- Power dissipation under 2.3 W
- 3.3 V power supply
- 416 pin 27 mm PBGA
- Industrial operating temperature range (-40 °C to 85 °C) with airflow



# Table of Contents

---

<b>List of Figures</b> .....	1-xi
<b>List of Tables</b> .....	1-xiii
<b>1.0 Product Description</b> .....	1-1
<b>1.1 CX29600 Features</b> .....	1-1
1.1.1 General System Features .....	1-2
1.1.2 Transmitter Features .....	1-2
1.1.3 Receiver Features .....	1-3
1.1.3.1 Alarm/Error Detection and Performance Monitoring Features .....	1-4
1.1.4 Diagnostic Features .....	1-5
<b>1.2 Definitions</b> .....	1-6
<b>1.3 Conventions</b> .....	1-6
<b>1.4 Terminology</b> .....	1-7
<b>1.5 Logic Diagram</b> .....	1-9
<b>1.6 Block Diagram and Descriptions</b> .....	1-28
<b>2.0 Functional Description</b> .....	2-1
<b>2.1 Line Interface</b> .....	2-2
2.1.1 Transmit and Receive PLL Filter Networks .....	2-3
2.1.2 Signal Detect Interface .....	2-4
<b>2.2 Clock Circuits</b> .....	2-5
2.2.1 Loss of Lock .....	2-10
<b>2.3 Device Configuration and Setup</b> .....	2-11
<b>2.4 SONET/SDH Framer and Overhead Processor</b> .....	2-15
2.4.1 Loss of Signal .....	2-23
2.4.2 Section Overhead .....	2-24
2.4.2.1 A1, A2 Severely Errored Frames (SEF) .....	2-24
2.4.2.2 Loss of Frame .....	2-24
2.4.2.3 J0, Z0 .....	2-25
2.4.2.4 B1 .....	2-26
2.4.2.5 E1 .....	2-26
2.4.2.6 F1 .....	2-26

2.4.2.7	D1-D3	2-26
2.4.3	Line Overhead	2-27
2.4.3.1	H1 and H2	2-27
2.4.3.2	H3	2-27
2.4.3.3	Loss of Pointer	2-28
2.4.3.4	B2	2-28
2.4.3.5	APS Threshold	2-29
2.4.3.6	BER	2-29
2.4.3.7	Minimum Observation	2-29
2.4.3.8	Frames Observed	2-29
2.4.3.9	Actual Bits Observed	2-30
2.4.3.10	Error Threshold	2-30
2.4.3.11	Threshold Detect Time	2-30
2.4.3.12	APS Switch Requirement	2-30
2.4.3.13	K1, K2	2-31
2.4.3.14	Line RDI/AIS Detect	2-31
2.4.3.15	D4-D12	2-31
2.4.3.16	S1	2-32
2.4.3.17	Z1	2-32
2.4.3.18	Z2	2-32
2.4.3.19	M1	2-32
2.4.3.20	E2	2-32
2.4.4	Path Overhead	2-33
2.4.4.1	J1	2-33
2.4.4.2	B3	2-33
2.4.4.3	C2	2-34
2.4.4.4	G1	2-34
2.4.4.5	F2	2-35
2.4.4.6	H4	2-35
2.4.4.7	F3 (Z3)	2-35
2.4.4.8	K3 (Z4)	2-35
2.4.4.9	N1 (Z5)	2-35
2.4.5	Custom Extensions	2-36
2.4.6	SONET Frame Scrambler	2-36
<b>2.5</b>	<b>Microprocessor Interface</b>	2-37
2.5.1	Interface Modes	2-37
2.5.2	Status and Control	2-37
2.5.3	Counters	2-37
2.5.4	One-second Latching	2-38
2.5.5	Interrupts	2-39
2.5.5.1	Interrupt Suppression During Error Conditions	2-41
<b>2.6</b>	<b>SI-Bus Interface</b>	2-42
2.6.1	Description	2-42
2.6.2	Signals	2-43
2.6.3	Operation	2-44
2.6.3.1	Clock Operation	2-44

2.6.3.2	Basic Operation	2-45
<b>2.7</b>	<b>TTL/PECL Interface</b>	2-49
2.7.1	PECL Bias Network	2-50
<b>2.8</b>	<b>Loopback Modes</b>	2-51
2.8.1	Line Loopback	2-51
2.8.2	Source Loopback	2-51
<b>3.0</b>	<b>Applications</b>	3-1
<b>3.1</b>	<b>OC-3/STM-1 Path Termination for HDLC Application</b>	3-2
<b>4.0</b>	<b>Registers</b>	4-1
<b>4.1</b>	<b>Memory Map</b>	4-1
	Table 4-1. Section and Path Buffers	4-1
	Table 4-1. Register Map	4-2
	NOTE: APSINT (APS/Pointer Interrupt Indication Status Register)	4-14
(1)	APSTHRESH (APS Threshold Control Register)	4-14
	hex address: B1CNTH (Section BIP Error Counter [High Byte])	4-15
	hex address: B1CNTL (Section BIP Error Counter [Low Byte])	4-15
	hex address: B2CNTH (Line BIP Error Counter [High Byte])	4-15
	hex address: B2CNTL (Line BIP Error Counter [Low Byte])	4-16
	hex address: B2CNTM (Line BIP Error Counter [Mid Byte])	4-16
	hex address: B3CNTH (Path BIP Error Counter [High Byte])	4-16
	hex address: B3CNTL (Path BIP Error Counter [Low Byte])	4-17
	hex address: BUSMODE (SI-Bus Mode Control Register)	4-17
	hex address: CLKREC (Clock Recovery/Loopback Control Register)	4-18
	hex address: CLKRECPD (Clock Recovery/Power Down Control Register)	4-19
	hex address: CNTMODE (Counter Mode Control Register)	4-20
	hex address: DOWNALM (Downstream Alarm Control Register)	4-21
	hex address: ENAPS (APS Interrupt Mask Control Register)	4-22
	hex address: ENLIN (Receive Line Interrupt Mask Control Register)	4-22
	hex address: ENPNTR (Pointer Interrupt Mask Control Register)	4-22
	hex address: ENPORTINT (Summary Port Interrupt Mask Control Register)	4-24
	hex address: ENPTH (Receive Path Interrupt Mask Control Register)	4-25
	hex address: ENSEC (Receive Section Interrupt Mask Control Register)	4-26
	hex address: ENSUMINT (Summary Interrupt Mask Control Register)	4-26
	hex address: ERRINS (Error Insertion Control Register)	4-27
	hex address: ERRPAT (Error Pattern Control Register)	4-27
	hex address: GEN (General Control Register)	4-28
(1)	LININT (Receive Line Interrupt Indication Status Register)	4-29
(2)	NDFCNT (New Data Flag Counter)	4-29
	hex address: NJCNTH (Negative Pointer Justification Counter [High Byte])	4-30
	hex address: NJCNTL (Negative Pointer Justification Counter [Low Byte])	4-30
	hex address: PJCNTM (Positive Pointer Justification Counter [Mid Byte])	4-30
	hex address: PJCNTL (Positive Pointer Justification Counter [Low Byte])	4-31

hex address:PNTRINT (Pointer Interrupt Indication Status Register) .....	4-31
(2) PNTRSTAT (Receive H1/H2 Pointer Action Status Register) .....	4-33
(2) PORTINT (Summary Port Interrupt Indication Register) .....	4-34
hex address:PRBS (Pseudo-Random Bit Sequence Control Register) .....	4-35
hex address:PROVC2 (Provisioned C2 Control Register) .....	4-36
hex address:PTHINSH (Path Overhead Insertion Control Register [High Byte]) .....	4-37
(1) PTHINSL (Path Overhead Insertion Control Register [Low Byte]) .....	4-37
hex address:PTHINT (Receive Path Interrupt Indication Status Register) .....	4-39
(2) PWRDWN (PowerDown/Three-State Control Register) .....	4-40
hex address:RLCNTH (REI-L Error Counter [High Byte]) .....	4-40
hex address:RLCNTM (REI-L Error Counter [Mid Byte]) .....	4-41
hex address:RLCNTL (REI-L Error Counter [Low Byte]) .....	4-41
hex address:RPCNTH (REI-P Error Counter [High Byte]) .....	4-42
hex address:RPCNTL (REI-P Error Counter [Low Byte]) .....	4-42
hex address:RXAPS (Receive APS Status Register) .....	4-43
(1) RXC2 (Receive C2 Path Overhead Status Register) .....	4-43
hex address:RXF1 (Receive F1 Section Overhead Status Register) .....	4-44
hex address:RXF2 (Receive F2 Path Overhead Status Register) .....	4-44
hex address:RXF3 (Receive Z3/F3 Path Overhead Status Register) .....	4-45
hex address:RXFRMREF (Receive Frame Reference Control Register) .....	4-46
hex address:RXK1 (Receive K1 Line Overhead Status Register) .....	4-46
hex address:RXK2 (Receive K2 Line Overhead Status Register) .....	4-47
hex address:RXK3 (Receive Z4/K3 Path Overhead Status Register) .....	4-47
hex address:RXLIN (Receive Line Overhead Status Register) .....	4-48
(2) RXN1 (Receive Z5/N1 Path Overhead Status Register) .....	4-48
hex address:RXPNTR (Receive H2 Pointer Value Status Register) .....	4-49
(1) RXPTH (Receive Path Overhead Status Register) .....	4-50
(2) RXPTHBUF (Receive Path Trace Circular Buffer) .....	4-51
hex address:RXRDI (Receive RDI-P Status Register) .....	4-51
hex address:RXS1 (Receive S1 Line Overhead Status Register) .....	4-51
hex address:RXSEC (Receive Section Overhead Status Register) .....	4-52
(2) RXSECBUF (Receive Section Trace Circular Buffer) .....	4-52
hex address:RXZ1b (Receive Z1b Overhead Status Register) .....	4-52
hex address:RXZ1c (Receive Z1c Overhead Status Register) .....	4-53
hex address:RXZ2a (Receive Z2a Overhead Status Register) .....	4-53
hex address:RXZ2b (Receive Z2b Overhead Status Register) .....	4-53
hex address:RXZ2c (Receive Z2c Overhead Status Register) .....	4-53
hex address:SECINT (Receive Section Interrupt Indication Status Register) .....	4-54
(2) SEFCNT (Out of Frame Event Counter) .....	4-54
hex address:STATUS (Status Output Control Register) .....	4-54
hex address:SUMINT (Summary Interrupt Indication Register) .....	4-56
(1) TESTMODE (Test Mode Control Register) .....	4-56
hex address:TCCNTH (Tandem Connection Error Counter [High Byte]) .....	4-57
hex address:TCCNTL (Tandem Connection Error Counter [Low Byte]) .....	4-57
hex address:TXC2 (Transmit C2 Path Overhead Control Register) .....	4-57
hex address:TXF1 (Transmit F1 Section Overhead Control Register) .....	4-58



hex address:TXF2 (Transmit F2 Path Overhead Control Register) . . . . .	4-59
hex address:TXF3 (Transmit Z3/F3 Path Overhead Control Register) . . . . .	4-59
hex address:TXK1 (Transmit K1 Overhead Control Register) . . . . .	4-60
hex address:TXK2 (Transmit K2 Overhead Control Register) . . . . .	4-60
hex address:TXK3 (Transmit K3 Overhead Control Register) . . . . .	4-61
hex address:TXLIN (Transmit Line Overhead Control Register) . . . . .	4-61
hex address:TXN1 (Transmit N1 Overhead Control Register) . . . . .	4-62
hex address:TXPNTR (Transmit H1/H2/H3 Pointer Control Register) . . . . .	4-63
hex address:TXPTH (Transmit Path Overhead Control Register) . . . . .	4-64
hex address:TXPTHBUF (Transmit Path Trace Circular Buffer) . . . . .	4-65
hex address:TXS1 (Transmit S1 Overhead Control Register) . . . . .	4-65
hex address:TXSEC (Transmit Section Overhead Control Register) . . . . .	4-66
hex address:TXSECBUF (Transmit Section Trace Circular Buffer) . . . . .	4-66
hex address:TXZ1b (Transmit Z1b Overhead Control Register) . . . . .	4-66
hex address:TXZ1c (Transmit Z1c Overhead Control Register) . . . . .	4-67
hex address:TXZ2a (Transmit Z2a Overhead Control Register) . . . . .	4-67
hex address:TXZ2b (Transmit Z2b Overhead Control Register) . . . . .	4-68
hex address:TXZ2c (Transmit Z2c Overhead Control Register) . . . . .	4-68
hex address:VERSION (Part Number/Version Register) . . . . .	4-68
hex address:WINDOW_H (CDR Window Register [high byte]) . . . . .	4-69
hex address:WINDOW_L (CDR Window Register [low byte]) . . . . .	4-69
(1) WINHYST1_H (CDR Hysteresis Register [high byte]) . . . . .	4-69
hex address:WINHYST1_L (CDR Hysteresis Register [low byte]) . . . . .	4-69
(1) WINHYST2_H (CDR Hysteresis Register [high byte]) . . . . .	4-70
hex address:WINHYST2_L (CDR Hysteresis Register [low byte]) . . . . .	4-70

## 5.0 Electrical and Mechanical Specifications . . . . . 5-1

<b>5.1 Timing Specifications . . . . .</b>	<b>5-1</b>
5.1.1 Microprocessor Interface Timing . . . . .	5-6
5.1.1.1 Motorola MPC860 Interface . . . . .	5-6
5.1.1.2 Mindspeed EBUS Interface . . . . .	5-9
5.1.2 SI-Bus Transmit Timing . . . . .	5-12
5.1.3 SI-Bus Receive Timing . . . . .	5-13
5.1.4 JTAG Interface Timing . . . . .	5-14
5.1.5 One-second Interface Timing . . . . .	5-15
5.1.6 DCC Interface Timing . . . . .	5-16
5.1.7 SONET Reference Timing . . . . .	5-18
5.1.8 Frame Reference Timing . . . . .	5-19
5.1.9 Rx8kHz Interface Timing . . . . .	5-20
5.1.10 E1/E2 Interface Timing . . . . .	5-21
<b>5.2 Absolute Maximum Ratings . . . . .</b>	<b>5-22</b>
<b>5.3 DC Characteristics . . . . .</b>	<b>5-23</b>
5.3.1 PECL Input . . . . .	5-24
5.3.2 PECL Output . . . . .	5-24
5.3.3 Single-ended PECL Input (LSigDet) . . . . .	5-24
5.3.4 Low Voltage PECL (LVPECL) Interface Example . . . . .	5-25

5.3.5	PECL to LVPECL Interface Example .....	5-26
<b>5.4</b>	<b>Mechanical Specifications .....</b>	<b>5-27</b>
<b>5</b>	<b>.....</b>	<b>5-31</b>
5	.....	5-31
<b>Appendix A: CX29600 Software Overview .....</b>		<b>A-1</b>
<b>A.1</b>	<b>HPI Overview .....</b>	<b>A-2</b>
A.1.1	Device Initialization, Configuration, and Shutdown .....	A-2
A.1.2	SONET Overhead Management .....	A-2
A.1.3	Status and Interrupt Processing .....	A-2
A.1.4	Error Insertion .....	A-2
A.1.5	Loopback Configuration .....	A-2
A.1.6	Counter Retrieval .....	A-3
A.1.7	Register Mirrors .....	A-3
<b>A.2</b>	<b>DDPI Overview .....</b>	<b>A-4</b>
A.2.1	Device Initialization, Configuration, and Shutdown Capability .....	A-4
A.2.2	SONET Overhead, Status and Interrupt Processing .....	A-4
A.2.3	Statistics and Counter Retrieval .....	A-4
<b>A.3</b>	<b>General CX29600 Software Features .....</b>	<b>A-5</b>
A.3.1	Portability .....	A-5
A.3.2	Reentrancy .....	A-5
A.3.3	Error codes .....	A-5
A.3.4	Integration and Performance Friendly .....	A-5
A.3.5	Multiple Device Support .....	A-5
A.3.6	Common libraries .....	A-5
<b>Appendix B: Related Standards .....</b>		<b>B-1</b>

## List of Figures

Figure 1-1.	CX29600 Logic Diagram . . . . .	1-9
Figure 1-2.	CX29600 Logic Diagram . . . . .	1-10
Figure 1-3.	CX29600 Logic Diagram . . . . .	1-10
Figure 1-4.	4xSTS-3 Mode Data Flow Diagram . . . . .	1-28
Figure 1-5.	Framer Block Diagram . . . . .	1-29
Figure 2-1.	CX29600 Block Diagram . . . . .	2-1
Figure 2-2.	PLL Bias Network . . . . .	2-3
Figure 2-3.	Single-ended PECL Diagram . . . . .	2-4
Figure 2-4.	Functional Block Diagram . . . . .	2-5
Figure 2-5.	Receive Clock Generation and Data Path . . . . .	2-6
Figure 2-6.	Transmit Clock Generation and Data Path . . . . .	2-7
Figure 2-7.	Bellcore GR-253-CORE Jitter Specifications . . . . .	2-9
Figure 2-8.	Default Clock and Data Receive Path . . . . .	2-12
Figure 2-9.	Default Clock and Data Transmit Path . . . . .	2-13
Figure 2-10.	AU-3 to TUG-2 . . . . .	2-16
Figure 2-11.	AU-3 Basic Frame (4 x AUG to 3 x AU-3 Mapping) . . . . .	2-17
Figure 2-12.	TUG-2 to TUG-3 to AU-4 . . . . .	2-18
Figure 2-13.	TUG-2 . . . . .	2-19
Figure 2-14.	TU-3 to TUG-3 to AU-4 . . . . .	2-20
Figure 2-15.	TU-3 Basic Frame (4 x AUG to AU-4 to VC-4 to 3 x TU-3 Mapping) . . . . .	2-21
Figure 2-16.	J0 Buffer Behavior . . . . .	2-25
Figure 2-17.	Interrupt Hierarchy . . . . .	2-40
Figure 2-18.	SI-Bus Clock Relationships . . . . .	2-44
Figure 2-19.	Unit of Transfer (3 Interleaved STS-1 Frames) . . . . .	2-45
Figure 2-20.	SI-Bus Mode Interface to CN29503 . . . . .	2-46
Figure 2-21.	Mode Transmit Signal Relationship . . . . .	2-47
Figure 2-22.	Mode Receive Signal Relationship . . . . .	2-48
Figure 2-23.	Single-ended PECL Diagram . . . . .	2-49
Figure 2-24.	PECL Bias Network . . . . .	2-50
Figure 2-25.	Line Loopback Diagram . . . . .	2-51
Figure 2-26.	Source Loopback Diagram . . . . .	2-51
Figure 2-27.	Line Loopback—Receive . . . . .	2-52
Figure 2-28.	Line Loopback—Transmit . . . . .	2-53
Figure 2-29.	Local Source Loopback—Receive . . . . .	2-54
Figure 2-30.	Local Source Loopback—Transmit . . . . .	2-55
Figure 2-31.	Source Loopback—Receive . . . . .	2-56
Figure 2-32.	Source Loopback—Transmit . . . . .	2-57
Figure 3-1.	OC-3/STM-1 Full DS0/E0 Channelization Application . . . . .	3-2
Figure 5-1.	Input Waveform . . . . .	5-5

Figure 5-2.	Output Waveform . . . . .	5-5
Figure 5-3.	MPC 860 Read Timing Diagram . . . . .	5-6
Figure 5-4.	MPC 860 Write Timing Diagram . . . . .	5-8
Figure 5-5.	EBUS Read Timing Diagram . . . . .	5-9
Figure 5-6.	EBUS Write Timing Diagram . . . . .	5-11
Figure 5-7.	Transmit Timing Parameters . . . . .	5-12
Figure 5-8.	Receive Timing Parameters . . . . .	5-13
Figure 5-9.	JTAG Timing Diagram . . . . .	5-14
Figure 5-10.	One-second Timing Diagram . . . . .	5-15
Figure 5-11.	DCC Timing Diagram . . . . .	5-16
Figure 5-12.	SONET Reference Timing Diagram . . . . .	5-18
Figure 5-13.	Frame Reference Timing Diagram . . . . .	5-19
Figure 5-14.	Rx8kHz Timing Diagram . . . . .	5-20
Figure 5-15.	E1/E2 Timing Diagram . . . . .	5-21
Figure 5-16.	LVPECL Interface . . . . .	5-25
Figure 5-17.	PECL to Low Voltage PECL (LVPECL) Interface . . . . .	5-26
Figure 5-18.	CX29600 Ballout Diagram (Top View) . . . . .	5-28
Figure 5-19.	CX29600 Ballout Diagram (Bottom View) . . . . .	5-29
Figure 5-20.	CX29600 Mechanical Drawing . . . . .	5-30
Figure A-1.	Conceptual Software Architecture . . . . .	A-1

## List of Tables

Table 1-1.	Reported Path RDI .....	1-4
Table 1-2.	Level Hierarchies within SONET and SDH .....	1-6
Table 1-3.	SONET/SDH Terminology .....	1-7
Table 1-4.	Pin Definitions .....	1-11
Table 2-1.	PECL Input Logic Table .....	2-2
Table 2-2.	PECL output Logic Table .....	2-2
Table 2-3.	Transmit/Receive Default Clock Configuration .....	2-8
Table 2-4.	TxCIkSel[1:0] Control Bits .....	2-9
Table 2-5.	SONET Category II Jitter Tolerance Mask .....	2-10
Table 2-6.	Category II Jitter Transfer Mask .....	2-10
Table 2-7.	CX29600 Jitter Specification .....	2-10
Table 2-8.	Valid Framing Modes for the CX29600 .....	2-11
Table 2-9.	Transmit/Receive Configuration: OC-12 Mode, Internal CDR and Transmit Clock Synthesis Enabled 2-14	
Table 2-10.	Valid Framing Modes for the CX29600 .....	2-15
Table 2-11.	Default J0/Z0 Transmitted Values .....	2-15
Table 2-12.	SONET Overhead Byte Definitions and Values .....	2-22
Table 2-13.	Section Overhead Transmit and Receive Functions .....	2-24
Table 2-14.	DCC Transmit Values .....	2-26
Table 2-15.	Line Overhead Transmit and Receive Functions .....	2-27
Table 2-16.	Bit Error Rate Analysis for STS-3 .....	2-29
Table 2-17.	K2 Indications .....	2-31
Table 2-18.	S1 Byte Description .....	2-32
Table 2-19.	Path Overhead Transmit and Receive Functions .....	2-33
Table 2-20.	G1 bit Interpretation .....	2-34
Table 2-21.	G1 bit Indications .....	2-35
Table 2-22.	Receiver Registers .....	2-39
Table 2-23.	Interrupt Suppression during Error Conditions .....	2-41
Table 2-24.	Signal Definition for Transmit Interface .....	2-43
Table 2-25.	Signal Definition for Receive Interface .....	2-43
Table 4-1.	Port Register Address Sections .....	4-1
Table 4-2.	Processor Memory Map .....	4-2
Table 5-1.	Timing Diagram Nomenclature .....	5-2
Table 5-2.	MPC 860 Read Timing Table .....	5-6
Table 5-3.	MPC 860 Write Timing Table .....	5-8
Table 5-4.	EBUS Read Timing Table .....	5-9
Table 5-5.	EBUS Write Timing Table .....	5-11
Table 5-6.	Transmit Timing Values .....	5-12
Table 5-7.	Receive Timing Values .....	5-13

Table 5-8.	JTAG Timing Table . . . . .	5-14
Table 5-9.	One-second Timing Table . . . . .	5-15
Table 5-10.	LDCC Timing Table . . . . .	5-16
Table 5-11.	SDCC Timing Table . . . . .	5-17
Table 5-12.	SONET Reference Timing Table . . . . .	5-18
Table 5-13.	Frame Timing Table . . . . .	5-19
Table 5-14.	Rx8kHz Timing Table . . . . .	5-20
Table 5-15.	E1/E2 Timing Table . . . . .	5-21
Table 5-16.	Absolute Maximum Ratings . . . . .	5-22
Table 5-17.	DC Characteristics . . . . .	5-23
Table 5-18.	PECL—Input Characteristics . . . . .	5-24
Table 5-19.	PECL—Output Characteristics . . . . .	5-24
Table 5-20.	Single-ended PECL Table . . . . .	5-24
Table 5-21.	Listing of Pin Numbers and Labels (Numeric Order) (1 of 4) . . . . .	5-31

# 1.0 Product Description

---

## 1.1 CX29600 Features

The CX29600 SONET/SDH Multiplexer enables multiplexing and de-multiplexing of STS-1 SPEs to STS-3 formatted data streams. It operates as a single STS-3 to STS-1 multiplexer.

The CX29600 integrates a full SONET/SDH overhead processor, which generates and terminates the STS-3 section, line, and path octets. The following features are also provided:

- Internal Clock and Data Recovery for receive line side interface. Transmit line clock synthesis.
- The transmit and receive line interfaces have optional LVPECL clock inputs that can be used if receive and transmit clocks are available in the system.
- External serial access for section and line DCCs and for the E1/E2 orderwire channels.
- An 8-bit microprocessor interface for access to configuration and status registers.
- JTAG test support.

### 1.1.1 General System Features

The CX29600 provides the following general system features:

- An 8-bit microprocessor interface that supports the Mindspeed EBUS interface used on the CX28500 device and a Motorola MPC860 interface. A single interrupt output, with a programmable interrupt hierarchy. Error counters and status registers. Control registers for device configuration.
- A one-second input, with a one-second output derived from an 8 kHz clock input, to latch status and counter data collection among multiple devices.
- A default mode of operation (from reset) with the following:
  - 1 x STS-3 interface mapped to SI-Bus interfaces
  - internal path overhead processing enabled (except H4 sourced from Transmit SI-Bus)
  - automatic alarm generation enabled
  - no interrupts enabled

### 1.1.2 Transmitter Features

The CX29600 provides the following transmitter features:

- Maps STS-1 SPEs into STS-3 frame structures.
- Generates section, line, and path overhead.
- A single serial LVPECL interface for STS-3 operation.
- 8-bit SI-Bus interfaces on the system side.
- Serial clock and data interfaces to external circuitry for access to section DCC, line DCC, and E1/E2 orderwire bytes.
- A frame reference input to allow the transmit frame to be synchronized with an external 8 kHz clock.
- A transmit frame reference output to indicate the relative position of the transmit frame and to coordinate data transfers on the DCC and orderwire channels.
- Transmitter frame scrambling using the  $x^7 + x^6 + 1$  polynomial is enabled as the default, but can be disabled by setting the TXSEC register bit 7 high.
- All zeros data in the transmit frame (after scrambling) can be generated by setting the TXSEC register bit 1 high, which allows for LOS testing.



### 1.1.3 Receiver Features

The CX29600 provides the following receiver features:

- De-maps STS-1 SPEs from STS-3 frame structures.
- Terminates section, line, and path overhead layers and reports errors and alarms.
- A serial LVPECL interface for STS-3 operation.
- 8-bit SI-Bus interfaces on the system side.
- Serial clock and data interfaces allow access to section DCC, line DCC, and E1/E2 orderwire overhead bytes.
- A receive frame reference output to indicate the relative position of the receive frame and to coordinate data transfers on the DCC and orderwire channels.
- Two status output pins to indicate various internal status conditions (selectable via microprocessor control register bits).
- Loss-of-Lock and Signal Detect indications are reported in bits 6 and 7 of the RXSEC register to allow visibility of the receive Clock and Data recovery status.
- Bit error rate is monitored from the B2 BIP error count. If the incoming error rate exceeds the thresholds programmed in the APSTHRESH register, then signal degrade or signal fail status is reported in RXAPS bits 0 or 1, respectively.
- Receiver frame descrambling using the  $x^7 + x^6 + 1$  polynomial is enabled as the default, but can be disabled by setting bit 3 of the DOWNALM register high.

### 1.1.3.1 Alarm/Error Detection and Performance Monitoring Features

- LOS—loss of signal. The incoming signal is monitored for an all-zeros or all-ones pattern before descrambling. An all-zeros/ones pattern with a duration longer than 100  $\mu$ s causes an LOS to be reported in bit 5 of the RXSEC register. LOS is cleared when two consecutive valid framing patterns with no intervening all-zeros/ones pattern qualifying as an LOS have been received.
- LOP-P—loss of pointer. The H1/H2 pointer processor reports LOP in bit 7 of the RXPTH register if a valid pointer is not found for 10 consecutive frames. LOP-P is cleared when a valid pointer with NDF or a valid concatenation indicator has been received in three consecutive frames.
- AIS-L—Line AIS is reported in RXLIN bit 6 when bits 6, 7, and 8 of the K2 byte contain a 111 pattern for 5 consecutive frames. Line AIS is terminated when a non-111 pattern is detected for 5 consecutive frames.
- RDI-L—Line RDI is reported in RXLIN bit 5 when bits 6, 7, and 8 of the K2 byte contain a 110 pattern for 5 consecutive frames. Line RDI is terminated when a non-110 pattern is detected for 5 consecutive frames.
- AIS-P—Path AIS is reported in RXPTH bit 6 when the H1/H2 bytes contain an all-ones pattern for 3 consecutive frames. Path AIS is terminated when a valid H1/H2 pointer is found.
- RDI-P—Path RDI is reported in RXPTH bit 5 according to [Table 1-1](#). The RDI bits from the G1 byte are latched into the RXRDI register when a consistent new value is received for 10 consecutive frames.

**Table 1-1. Reported Path RDI**

G1 bits 5, 6, 7	Interpretation
000, 011, 001	No RDI-P defect
100, 111	One-bit RDI-P defect
010	ERDI-P payload defect
101	ERDI-P server defect
110	ERDI-P connectivity defect

- PLM-P—Payload Label Mismatch is reported in RXPTH bit 2 when the received C2 value indicates a different payload-specific functionality than that provisioned in the PROVC2 register.
- Uneq-P—Path Unequipped is reported in RXPTH bit 1 when the received C2 value indicates unequipped (00h) and the PROVC2 register contains an equipped functionality code.
- B1 BIP counts are disabled during LOS or OOF conditions.
- B2 BIP counts are disabled during LOS, LOF, or AIS-L conditions.
- Pointer justification counts are disabled during LOS, LOF, AIS-L, or LOP-P conditions.
- REI-L counts are disabled during LOS, LOF, AIS-L, or RDI-L conditions.
- B3 BIP counts are disabled during LOS, LOF, AIS-L, AIS-P, LOP-P, or Uneq-P conditions.

- When an LOS or LOF defect is detected on the incoming signal, AIS-L is automatically generated in the downstream data path by placing all-ones in every byte of the frame except for the section overhead positions. Automatic generation of AIS-L can be disabled by writing bit 7 of DOWNALM low.
- When an LOP-P or a tandem connection ISF defect is detected on the incoming signal, AIS-P is automatically generated in the downstream data path by placing all-ones in the H1/H2/H3 bytes and in the entire STS SPE. Automatic generation of AIS-P can be disabled by writing bits 6, 5, or 4 (for the respective STS-1) of DOWNALM low.
- Capability of generating AIS-P on reception of PLM-P or Uneq-P is provided in addition to the normal generation on reception of LOP-P by setting DOWNALM bit 1 high.

### 1.1.4 Diagnostic Features

The CX29600 provides the following diagnostic features:

- Source loopback is provided by connecting the line-side transmit clock and data outputs to the receive clock and data inputs (after the clock/data recovery module).
- Line loopback is provided by connecting the receive data inputs (before the clock/data recovery module) to the transmit data line driver outputs.
- DCC interface is such that the receive DCC output can be connected to the transmit DCC input for testing. This requires transmit/receive frame alignment.
- Orderwire interfaces is such that the receive orderwire outputs can be connected to the transmit orderwire inputs for testing in the same manner as for the DCC channels. This requires transmit/receive frame alignment.
- The SI-Bus interface is individually three-state capable so that separate devices can be used in redundant systems.

## 1.2 Definitions

It is expected that the reader is somewhat familiar with SONET/SDH terminology, but here are a few definitions that are used in this data sheet.

- **Synchronous Transmit Signal (STS or STM)**—Terminology used to denote the various levels within the SONET (or SDH) hierarchies, as shown in [Table 1-2](#).
- **Synchronous Payload Envelope (SPE)**—Envelope used within an STS frame structure to carry the path layer overhead and payload data.
- **Virtual Container (VC)**—SDH equivalent term to SPE.
- **Path OverHead (POH)**—The 9-byte column of octets in the first column of the SPE. It is used to carry the path overhead octets starting with J1.

**Table 1-2. Level Hierarchies within SONET and SDH**

SONET	SDH
STS-3 (155.52 Mbps)	STM-1 (155.52 Mbps)
STS-3c SPE	VC-4
STS-1 SPE	VC-3 with two columns of stuffing added

## 1.3 Conventions

The signal direction naming used in this specification is *Transmit* when data is flowing from the slave devices to the CX29600 and *Receive* when data is flowing from the CX29600 to the slave devices.

All signals are active high, unless denoted via a trailing “\*” after the signal name, for example:

Signal	Active High
Signal*	Active Low

## 1.4 Terminology

The synchronous digital hierarchy (SDH) is the international counterpart to the synchronous optical network (SONET) used in the United States, Canada, and Japan. As such, SDH and SONET use different terminology to express similar concepts.

Table 1-3 compares SONET terminology with SDH terminology.

**Table 1-3. SONET/SDH Terminology**

SONET	SDH	Definition
VT Payload	Container (C-n)	Usable payload, sized to carry a standard DS-n (n = 1–4); the VC minus the column of path overhead.
VT Synchronized Payload Envelope (SPE)	Virtual Container (VC-n)	VT Payload or VC plus its column of path overhead (POH). n = 1, 2; basic VC of single C-n with n = 1 or 2. n = 3, 4: higher order VC of one C-n (n = 3, 4), or an assembly of TUG-2s or TU-3s.
—	VC-31	Width of 65 columns fits 4 times (a TUG-31) into a VC-4.
SPE-1	VC-32	85 column capacity.
SPE-3	VC-4	261 column capacity.
Virtual Tributary	Tributary Unit	VC (SPE) plus the pointers to locate the start of the VC/SPE, in a four-frame superframe.
VT1.5	TU-11	1.544 Mbit/s (first form of DS-1) in 3 columns.
VT2	TU-12	2.048 Mbit/s (second form of DS-1) in 4 columns.
VT3	—	For T1-c at 3.152 Mbit/s, not a CEPT rate, in 6 columns.
VT6	TU-21	6.912 Mbit/s payload in 12 columns, 5 map to 1 VC-31.
—	TU-22	9.216 Mbit/s payload in 16 columns, 4 map into 1 VC-31.
—	TU-31	For E-3 in 65 columns.
—	TU-32	For T-3 or STS-1 in 85 columns.
VT Group	TU Group	TUG-2 is an assembly of identical TU-1s or TU-2s.
VTG1, VTG2	TUG-21	Contains 4 TU-11s (VTG1), 3 TU-12s (VTG2), or 1 TU-21 (VTG4) in 12 columns.
VTG3	—	A group of two VC3s, not a defined CEPT rate.

**Table 1-3. SONET/SDH Terminology**

SONET	SDH	Definition
—	TUG-22	Contains 5 TU-11s, 4 TU-12s, or 1 TU-22 in 16 columns.
—	TUG-31	Contains four VC-31s; fills a VC-4.
—	TUG-32	Contains three VC-32s; fills a VC-4.
—	Administrative Unit	A VC plus its pointers H1–H3.
—	AU-31	Four VC-31s fit in STM-1; H1–H3 in rows 1–3, at columns 11–14.
—	AU-32	All 9 H-pointers for 3 VC-32s are in row 4, columns 1–9 of STM-1.
—	AU-4	VC-4 (261 columns) plus the 9 H-pointers in the fourth row of the STM-1 frame.
Section Overhead	—	Contains fields for traffic framing, the identification of the STS payload, error detection, order wires, and a large variety of network-specific functions.
Line Overhead	Section Overhead	All frame overhead is considered the same in SDH pending further definition.
Synchronous Transport Signal (STS)	Synchronous Transport Module (STM)	Basic framing for time division multiplexing in an essentially circuit oriented hierarchy. STS-3 = STM-1.

## 1.5 Logic Diagram

Figure 1-1 is a logic diagram of the CX29600's functional blocks. There are four general purpose Clock and Control pins. The LIU interface consists of 12 pins. The Microprocessor interface consists of six clock and control inputs, an 8-bit data bus, and an 11-bit address bus. There are six JTAG/Scan pins and eight status pins. The SI-Bus interface consists of 48 transmit pins and 56 receive pins. There are 95 power and 33 ground pins. Pin descriptions are given in Table 1-4.

**NOTE:** An asterisk (\*) following a pin label indicates that the pin logic level is active low.

Figure 1-1. CX29600 Logic Diagram




Figure 1-2. CX29600 Logic Diagram





Figure 1-3. CX29600 Logic Diagram



Pin names are listed in Table 1-4. An asterisk (\*) following a pin label indicates that the pin logic level is active low. Refer to Table 5-21 for a list of pins referenced by pin number.



Table 1-4. Pin Definitions (1 of 17)

	Pin Label	Signal Name	No.	Type	I/O <sup>(1)</sup>	Description
Clock and Control	OneSecIn	One Second Input	D6	TTL	I	Latches device status and counters, typically at 1-second intervals.
	Reset*		A6	TTL	I	Resets the device when asserted low.
	Ref8KClk	8 kHz Reference Clock Input	D9	TTL	I	8 kHz clock input used to derive OneSecOut (pin B6).
	OneSecOut	One Second Output	B6	TTL	O	One-second pulse derived from the Ref8KClk input.
Sonet/SDH Line	LTxCkIn-	Line Transmit Clock Input Negative Polarity	C1	PECL	I	Optional 155.52 or 622.08 MHz clock for use as the transmit clock as controlled by the CLKREC register.
	LTxCkIn+	Line Transmit Clock Input Positive Polarity	B1	PECL	I	Optional 155.52 or 622.08 MHz clock for use as the transmit clock as controlled by the CLKREC register.
	LTxPFP	Transmit PLL Filter (Positive)	L4	Analog	I	External RC network pins for PLL. See <a href="#">Figure 2-2</a> .
	LTxPFN	Transmit PLL Filter (Negative)	M4	Analog	I	External RC network pins for PLL. See <a href="#">Figure 2-2</a> .

Table 1-4. Pin Definitions (2 of 17)

	Pin Label	Signal Name	No.	Type	I/O <sup>(1)</sup>	Description
SONET/SDH Line (cont.)	TxFrameln	Transmit Frame Reference Input	AE20	TTL	I	Transmit frame reference input
	TxSDCC_Dat	Transmit Data Communications Channel (Section)	AF20	TTL	I	Transmit section DCC data input
	TxDCC_Dat	Transmit Data Communications Channel (Line)	AE21	TTL	I	Transmit line DCC data input
	LTxSynRef	Line Transmit Reference Sync	P2	TTL	I	Local oscillator reference
	ExtRes	External Bias Resistor	N4	Analog	I	External resistor connection for receive CDR
	RxPLLCIk	Receive PLL Clock	N2	TTL	I	Local oscillator reference (19.44 MHz).
	LSigDet	Line Signal Detect	F1	TTL or PECL	I	This pin is high when the LIU is receiving a valid signal. When this pin is low, the incoming data is clamped to all zero's to provide proper detection of LOS.
	LRxCIk-	Line Receive Clock Negative	H2	Diff PECL	I	155.52/622.08 line receive clock input. An external line-rate clock may optionally be provided on this input to clock the SONET/SDH receive line data when the internal CDR is not being used. This clock source can be selected by bit 5 of the CLKREC register. The clock source have an accuracy of +/- 20 PPM. Tie this pin high through a 10K resistor if unused.
	LRxCIk+	Line Receive Clock Positive	G2	Diff PECL	I	Complement of the above PECL Line Receive Clock input. Tie this pin low through a 10 k resistor if unused.
	LRxData-	Line Receive Input Negative	G1	Diff PECL	I	SONET/SDH Line Receive Data input.
LRxData+	Line Receive Input Positive	H1	Diff PECL	I	Complement of the above PECL Line Receive Data input.	

Table 1-4. Pin Definitions (3 of 17)

	Pin Label	Signal Name	No.	Type	I/O <sup>(1)</sup>	Description
SONET/SDH Line (cont.)	LRxPFP	Receive PLL Filter (Positive)	E4	Analog	I	External RC network pins for PLL. See <a href="#">Figure 2-2</a> .
	LRxPFN	Receive PLL Filter (Negative)	F4	Analog	I	External RC network pins for PLL. See <a href="#">Figure 2-2</a> .
	LTxData-	Line Transmit Output Negative Polarity	E1	Diff PECL	O	SONET/SDH formatted Line Transmit Data.
	LTxData+	Line Transmit Output Positive Polarity	D1	Diff PECL	O	Complement of the above PECL Line Transmit Data.
	LTxClk-	Line Transmit Clock Output Negative Polarity	C2	Diff PECL	O	622.08/155.52 MHz output derived from one of three clock sources: transmit clock synthesizer, recovered receive clock or the LTxClk1+/- Input. The clock source is selected in bits 3 and 4 of the CLKREC register. It is generally used for diagnostic purposes.
	LTxClk+	Line Transmit Clock Output Positive Polarity	D2	Diff PECL	O	Complement of the above PECL Line Transmit Clock output.
	TxFrameOut	Transmit Frame Reference Output	AC19	TTL	O	8 kHz output derived from the Transmit SONET/SDH frame. See <a href="#">Section 5.1.8</a> .
	TxSDCC_Clk	Transmit Section DCC Clock Output	AD19	TTL	O	192 kHz output clock used to sampled the Transmit Section DCC input data (TxSDCC_Dat). See <a href="#">Section 2.4.2.7</a> .
	TxLDCC_Clk	Transmit Line DCC Clock Output	AC21	TTL	O	576 kHz output clock used to sample the Transmit Line DCC input data (TxLDCC_Dat). See <a href="#">Section 2.4.3.15</a> .
	TxTstClk	Transmit 19.44 MHz Clock Output	C5	TTL	O	19.44 MHz test clock output generated by the Transmit Synthesizer.

Table 1-4. Pin Definitions (4 of 17)

	Pin Label	Signal Name	No.	Type	I/O <sup>(1)</sup>	Description
SONET/SDH Line (cont.)	RxTstClk	Receive 19.44 MHz Clock Output	B3	TTL	0	19.44 MHz test clock output generated by the Receive CDR.
	RxFrameOut	Receive Frame Reference Output	AE22	TTL	0	8 kHz output derived from the Receive SONET/SDH frame. See <a href="#">Section 5.1.8</a> .
	RxSDCC_Clk	Receive Section DCC Clock Output	AD21	TTL	0	192 kHz clock output that is synchronous with the RxSDCC_Dat data stream.
	RxSDCC_Dat	Receive Section DCC Data Output	AF22	TTL	0	Data received in Section DCC octets (D1-D3) is output on this pin synchronous with the RxSDCC_Clk clock.
	RxLDCC_Clk	Receive Line DCC Clock Output	AC22	TTL	0	576 kHz clock output that is synchronous with the RxLDCC_Dat data stream.
	RxLDCC_Dat	Receive Line DCC Data Output	AE23	TTL	0	Data received in Line DCC octets (D4-D12) is output on this pin synchronous with the RxLDCC_Clk clock.
	Rx8kHz	Receive 8 kHz Clock	C4	TTL	0	8 kHz clock derived from the "Selected Receive Clock." See <a href="#">Figure 2-6</a> .

Table 1-4. Pin Definitions (5 of 17)

	Pin Label	Signal Name	No.	Type	I/O <sup>(1)</sup>	Description
Orderwire	TxE1	Transmit E1 Orderwire Data Input	AF21	TTL	I	Data to be transmitted in the SONET/SDH E1 octet may be input serially on this pin. See <a href="#">Section 5.1.10</a> .
	TxE2	Transmit E2 Orderwire Data Input	AD20	TTL	I	Data to be transmitted in the SONET/SDH E2 octet may be input serially on this pin. See <a href="#">Section 5.1.10</a> .
	E1E2_sync	E1/E2 Sync	AF24	TTL	O	Provides frame sync indication for the RxE1/RxE2 and TxE1/TxE2 inputs and outputs. See <a href="#">Section 5.1.10</a> .
	E1E2_Clk	E1/E2 Orderwire Clock	AD23	TTL	O	2.048 MHz bit clock for E1/E2 serial inputs/outputs. See <a href="#">Section 5.1.10</a> .
	RxE1	Receive E1 Orderwire Data Output	AF23	TTL	O	Data received from the SONET/SDH E1 octet is output serially on this pin. See <a href="#">Section 5.1.10</a> .
	RxE2	Receive E2 Orderwire Data Output	AD22	TTL	O	Data received from the SONET/SDH E2 octet is output serially on this pin. See <a href="#">Section 5.1.10</a> .
Status	StatOut[1]	Status Outputs	B14	TTL	O	User defined output indications. See Status Output Control register.
	StatOut[0]		C16	TTL	O	

Table 1-4. Pin Definitions (6 of 17)

	Pin Label	Signal Name	No.	Type	I/O <sup>(1)</sup>	Description
Microprocessor Interface	MMode	Processor Interface Selection	C8	TTL	I	Selects the type of interface. A logic 1 selects the Motorola MPC860 mode; a logic 0 selects the Mindspeed EBUS mode.
	MClk	Microprocessor Clock	D15	TTL	I	Microprocessor interface clock. Frequencies may range from 8 to 33 MHz.
	MRW*	Microprocessor Read/Write Control	A7	TTL	I	Microprocessor read/write control when the Motorola MPC860 mode is selected via the MMode pin. Microprocessor write control when operating in the Mindspeed EBUS mode
	MRD*	Microprocessor Read Control	D8	TTL	I	Microprocessor read control when operating in the Mindspeed EBUS mode.
	MTS*	Microprocessor Transfer Start	B7	TTL	I	Microprocess transfer start when operating in the Motorola MPC860 mode. Microprocessor address latch when operating in the Mindspeed EBUS mode.
	MCS*	Microprocessor Chip Select	C9	TTL	I	When MCS* is set to a logic "0," the device is enabled for read and write accesses. When MCS* is set to a logic "1," the device does not respond to input signal transitions on MClk, MRW*, MRD*, MTS*. Additionally, when MCS* is set to a logic "1," the MAD[7:0] pins are in a high-impedance state but the MIntr* pin remains operational.
	MA[10]	Microprocessor Address Bus	A8	TTL	I	Address inputs for identifying the register that will be accessed. When operating in the Mindspeed EBUS mode, only pins [10:8] are used for the address and pins [7:0] are unused. The lower 8 bits of the EBUS address are multiplexed on the micro interface data bus (MAD). See <a href="#">Figures 5-5 and 5-6</a> .
	MA[9]		B8	TTL	I	
	MA[8]		A9	TTL	I	
	MA[7]		C10	TTL	I	
	MA[6]		B9	TTL	I	
	MA[5]		D10	TTL	I	
	MA[4]		A10	TTL	I	
	MA[3]		C11	TTL	I	
MA[2]	B10		TTL	I		
MA[1]	D12		TTL	I		
MA[0]	A11		TTL	I		

Table 1-4. Pin Definitions (7 of 17)

	Pin Label	Signal Name	No.	Type	I/O <sup>(1)</sup>	Description
Microprocessor Interface (cont.)	MIntr*	Microprocessor Interrupt	A14	TTL	OD	When a logic "0" is read on this pin, the device needs servicing. It remains asserted until the pending interrupt is acknowledged. This pin is an open drain output for an external wired "OR" logic implementation.
	MTA*	Microprocessor Transfer Acknowledge	C15	TTL	OD	Motorola MPC860 microprocessor interface transfer acknowledge. This pin requires an external 1K pull-up resistor. This pin is only used in the Motorola MPC860 microprocessor interface mode.
	MAD[7]	Microprocessor Data Bus	C12	TTL	I/O	These eight bits are a bidirectional data bus for transferring the read and write data. When operating in the EBUS microprocessor interface mode, the data bus is multiplexed with address lines [7:0]. See <a href="#">Figures 5-5</a> and <a href="#">5-6</a> .
	MAD[6]		B11	TTL	I/O	
	MAD[5]		A12	TTL	I/O	
	MAD[4]		C13	TTL	I/O	
	MAD[3]		B12	TTL	I/O	
	MAD[2]		C14	TTL	I/O	
	MAD[1]		A13	TTL	I/O	
	MAD[0]		B13	TTL	I/O	

Table 1-4. Pin Definitions (8 of 17)

	Pin Label	Signal Name	No.	Type	I/O <sup>(1)</sup>	Description
JTAG/Scan	ScanMode	Scan mode	A4	TTL	I	Internal scan control. Tie to ground for normal operation. Set to 1 for the scan test.
	TRST*	JTAG Test Reset	D5	TTL pull-up	I	When this pin is asserted, the internal boundary-scan logic is reset. This pin has an internal pull-up resistor. Note: When JTAG is not used, this pin should be tied either directly to ground or through a 1K or less pull down resistor.
	TCK	JTAG Test Clock	B4	TTL	I	This pin samples the value of TMS and TDI on its rising edge in order to control the boundary-scan operations.
	TMS	JTAG Test Mode Select	C6	TTL pull-up	I	This pin controls the boundary-scan Test Access Port (TAP) controller operation. This pin has an internal pull-up resistor.
	TDI	JTAG Test Data Input	A5	TTL pull-up	I	Serial test data input. This pin has an internal pull-up resistor.
	TDO	JTAG Test Data Output	B5	TTL	O	Serial test data output.
SI-Bus Interface	STxPrty	SI-Bus Transmit Parity Input	C20	TTL	I	Odd parity calculated over STxData[7:0].
	STxData[7]	SI-Bus Transmit Data	C18	TTL	I	SI-Bus transmit data from the slave device.
	STxData[6]		B17	TTL	I	
	STxData[5]		A18	TTL	I	
	STxData[4]		B18	TTL	I	
	STxData[3]		C19	TTL	I	
	STxData[2]		A19	TTL	I	
	STxData[1]		D19	TTL	I	
	STxData[0]		B19	TTL	I	
	STxHSClk	SI-Bus High Speed Transmit Clock	A17	TTL	O	A 51.84 MHz clock derived from the 155.52/622.08 MHz SONET/SDH receive line clock. Generated for slave devices that need a STS-1 bit rate clock.
STxCIk	SI-Bus Transmit Clock	A20	TTL	O	SI-Bus 19.44 MHz clock used to transfer 8-bit SI-Bus data from the slave devices.	



Table 1-4. Pin Definitions (9 of 17)

	Pin Label	Signal Name	No.	Type	I/O <sup>(1)</sup>	Description
SI-Bus Interface (cont.)	STxStart	SI-Bus Transmit Start	B20	TTL	0	SI-Bus transmit start sync signal for slave devices. Asserted high for three STxCk cycles to indicate the A1 byte of each STS-1 in a STS-3 signal on the STxData bus.
	SRxHSClk	SI-Bus HS Receive Clock	A22	TTL	0	A 51.84 MHz clock derived from the 155.52/622.08 MHz transmit line clock. Generated for slave devices that need a STS-1 bit rate clock.
	SRxCk	SI-Bus Receive Clock	A21	TTL	0	SI-Bus 19.44 MHz clock used to transfer 8-bit SI-Bus data to the slave devices.
	SRxStart[3]	SI-Bus Receive Start	B21	TTL	0	SI-Bus receive start sync signal for slave devices. Asserted high to indicate the A1 byte of each STS-1 on the SRxData bus.
	SRxStart[2]		D21	TTL	0	
	SRxStart[1]		C21	TTL	0	
	SRxData[7]	SI-Bus Receive Data Bus	C22	TTL	0	SI-Bus receive data sent to the slave device.
	SRxData[6]		D22	TTL	0	
	SRxData[5]		B22	TTL	0	
	SRxData[4]		A23	TTL	0	
	SRxData[3]		C23	TTL	0	
	SRxData[2]		B23	TTL	0	
	SRxData[1]		A24	TTL	0	
	SRxData[0]		B24	TTL	0	
	SRxPrty		SI-Bus Receive Parity	A25	TTL	

Table 1-4. Pin Definitions (10 of 17)

	Pin Label	Signal Name	No.	Type	I/O <sup>(1)</sup>	Description
Supply Power	VDD	Digital Power	D7		—	3.3 V digital power supply
			D11			
			D16			
			D20			
			G23			
			L23			
			T23			
			Y23			
			AC7			
			AC11			
			AC16			
			AC20			

Table 1-4. Pin Definitions (11 of 17)

	Pin Label	Signal Name	No.	Type	I/O <sup>(1)</sup>	Description
Supply Power (cont.)	AVDD	Analog Power	E3		—	3.3 V analog power supply
			F3			
			G3–G4			
			H3–H4			
			J3			
			K3			
			L3			
			M3			
			R3–R4			
			T3			
			U3			
			V3–V4			
			W3			
			Y3			
			AA3			
			AB3			
AC3						
	VGG	ESD Protection— Voltage Clamp	C7		—	Provides Electrostatic Discharge (ESD) protection and over voltage protection. When the device is used with 5 V devices on the board, tie this pin to 5 V for 5 V signal tolerance. Otherwise, tie to 3.3 V.  <b>NOTE:</b> The 5 V supply must be applied concurrent or ahead of the 3.3 V supply.

Table 1-4. Pin Definitions (12 of 17)

	Pin Label	Signal Name	No.	Type	I/O <sup>(1)</sup>	Description
Supply Power (cont.)	VSS	Digital Ground	A26		—	These pins are ground connections.
			B25			
			C24			
			D3			
			D13–D14			
			D18			
			D23			
			J23			
			K10–K17			
			L11–L17			
			M12–M17			
			N12–N17			
			N23			
			P12–P17			
			P23			
			R12–R17			
			T11–T17			
			U10–U17			
			V23			
			AC9			
			AC13–AC14			
			AC18			
AC23						
AD24						
AE25						
AF26						

Table 1-4. Pin Definitions (13 of 17)

	Pin Label	Signal Name	No.	Type	I/O <sup>(1)</sup>	Description
Supply Power (cont.)	AVSS	Analog Ground	A1		—	These pins are ground connections.
			B2			
			C3			
			D4			
			L10			
			M10–M11			
			N3			
			N10–N11			
			P3–P4			
			P10–P11			
			R10–R11			
			T10			
			W4			
			AC4			
			AD3			
			AE2			
AF1						

Table 1-4. Pin Definitions (14 of 17)

	Pin Label	Signal Name	No.	Type	I/O <sup>(1)</sup>	Description
Reserved - NC	Reserved - NC	Reserved Do Not Connect	A2-A3		—	These pins are reserved and must be left unconnected.
			A15-A16			
			B15-B16			
			B26			
			C17			
			D17			
			E25			
			F23			
			F25-F26			
			G24-G26			
			H23-H26			
			J1-J2			
			J4			
			J24-J26			
			K1-K2			
			K4			
			K23-K24			
			K26			
			N25-N26			
			P1			
			P24-P26			
			R1-R2			
			R23-R26			
			T2			
			T4			
			T24-T26			
			U4			
			U23-U26			
V24						
W1						
Y1						
Y4						
AA2						

Table 1-4. Pin Definitions (15 of 17)

	Pin Label	Signal Name	No.	Type	I/O <sup>(1)</sup>	Description
Reserved - NC (cont.)	Reserved - NC (cont.)	Reserved Do Not Connect	AA4		—	These pins are reserved and must be left unconnected.
			AA23-AA26			
			AB2			
			AB4			
			AB23-AB26			
			AC5-AC6			
			AC8			
			AC10			
			AC12			
			AC17			
			AC24-AC26			
			AD4			
			AD7-AD14			
			AD16-AD18			
			AD25-AD26			
			AE3-AE4			
			AE7-AE9			
			AE13-AE14			
			AE16			
			AE18			
			AE19			
			AE24			
			AE26			
			AF2-AF5			
AF7-AF9						
AF12-AF14						
AF16-AF19						
AF25						

Table 1-4. Pin Definitions (16 of 17)

	Pin Label	Signal Name	No.	Type	I/O <sup>(1)</sup>	Description
Reserved - VSS	Reserved - VDD	Reserved VDD	E2		—	These pins are reserved and should be tied to VDD
			F2			
			L1-L2			
			M1-M2			
			N1			
			T1			
			U1-U2			
			V1-V2			
			W2			
			Y2			
			AA1			
			AB1			
			AC1-AC2			
			AD1-AD2			
			AE1			



Table 1-4. Pin Definitions (17 of 17)


	Pin Label	Signal Name	No.	Type	I/O <sup>(1)</sup>	Description
<b>Reserved - VDD</b>	Reserved - VSS	Reserved VSS	C25-C26		—	These pins are reserved and should be tied to VSS
			D24-D26			
			E23-E24			
			E26			
			F24			
			K25			
			L24-L26			
			M23-M26			
			N24			
			V25-V26			
			W23-W26			
			Y24-Y26			
			AC15			
			AD5-AD6			
			AD15			
			AE5-AE6			
			AE10-AE12			
AE15						
AE17						
AF6						
AF10-AF11						
AF15						

(1) KEY:  
I = Input  
O = Output  
OD = Open Drain Output  
The symbol (\*) indicates Active Low

## 1.6 Block Diagram and Descriptions


The CX29600 can be used to multiplex and de-multiplex SONET STS-1 SPEs from an interleaved bus format (Mindspeed SI-Bus) to STS-3 formatted data streams. The device can be operated as a single STS-3 to STS-1 demultiplexer. Data flow diagrams are shown for the STS-3 mode in Figure 1-4.

**Figure 1-4. 4xSTS-3 Mode Data Flow Diagram**



The device provides overhead generation and termination for STS-3 section, line, and path overhead. External serial access for section and line DCCs and for the E1/E2 orderwire channels is provided. A serial, differential clock and data interface to external clock and data recovery devices is provided for the transmit and receive line interfaces. Internal clock synthesis and clock/data recovery capability is also provided. Figure 1-5. shows a block diagram of an individual framer.

Figure 1-5. Framer Block Diagram




The SONET Interleave Bus (SI-Bus) is defined in [Section 2.5](#). An 8-bit microprocessor interface provides access to configuration, status and counter registers.



## 2.0 Functional Description

This chapter describes the CX29600 architecture and functional blocks. [Figure 2-1](#) shows the CX29600's transmit and receive signal path.

**Figure 2-1. CX29600 Block Diagram**



## 2.1 Line Interface

The CX29600 communicates with the external SONET/SDH network through its line interface, which can connect to an optical transceiver enabling transmission over a fiber optic cable. The CX29600 recovers a receive clock from the incoming receive data via an onboard PLL circuit. The receive PLL requires a 19.44 MHz reference clock to be supplied on the RxPLLClk input. A transmit PLL synthesizes a transmit clock from a 19.44 MHz reference clock supplied on the LTxSynRef input. The RxPLLClk and LTxSynRef may be connected to a common 19.44 MHz clock source. The line interface is a Low Voltage Pseudo-Emitter Coupled Logic (PECL) interface.

A PECL device requires the same voltage differential on the inputs as an Emitter Coupled Logic (ECL) device. The PECL device is referenced to a positive source, which is generally 3.3 V or 5.0 V. Use caution when interfacing components that use different  $V_{cc}$  levels.

The CX29600 has five pairs of differential PECL pins: LTxClkI+/-, LTxClkO+/-, LRxClk+/-, LTxDat+/-, and LRxDat+/-, which are described in [Table 1-4](#). All inputs and outputs include a positive pin and a negative pin. The voltage difference between the two pins determines the logic value under normal operating conditions. The input logic for this PECL interface is shown in [Table 2-1](#).

**Table 2-1. PECL Input Logic Table**

Input +	Input -	Internal Logic Level
0	0	Invalid
0	1	0
1	0	1
1	1	Invalid

The output logic table for this PECL interface is shown in [Table 2-2](#).

**Table 2-2. PECL output Logic Table**


Internal Logic Level	Output +	Output -
0	0	1
1	1	0

See [Section 5.3.4](#) and [Section 5.3.5](#) for examples on how to properly interface fiber optic transceivers to the CX29600's PECL interface.

### 2.1.1 Transmit and Receive PLL Filter Networks

External filter networks are required by the transmit and receive Phase Locked Loop (PLL) as shown in Figure 2-2. These components should be located as close to the device as possible.

**Figure 2-2. PLL Bias Network**




### 2.1.2 Signal Detect Interface

The LSigDet pin on the CX29600 indicates when the PMD has lost its signal. If the LSigDet goes low, the CX29600 internally forces its receive data to logic '0' to prevent false framing indications. Designs that do not use the LSigDet input must tie this pin high and then ensure that they either externally force the receive data to a logic '0' or detect false framing indications with software.

The LSigDet pin can be driven by TTL or PECL drivers. The CX29600 can be connected directly to a TTL interface without external components. When using a single-ended PECL interface, a standard PECL termination of  $50\ \Omega$  to  $V_{cc} - 2\ V$  is required for most PMDs. The PECL termination can be implemented by using the Thevenin equivalent circuit shown in [Figure 2-3](#).

**Figure 2-3. Single-ended PECL Diagram**





## 2.2 Clock Circuits

The CX29600 has a transceiver block comprising a PECL interface... The transceiver and synthesizer blocks operate at OC-3 (155 Mbps). There are several muxes at different inputs and outputs of the transceiver block to provide test options for production, evaluation, and system level testing. The muxes which select different clock and data path options are shown in Figures 2-5 and 2-6 along with the register names and associated control bits.

Figure 2-4. Functional Block Diagram




Figure 2-5. Receive Clock Generation and Data Path





Figure 2-6. Transmit Clock Generation and Data Path



**NOTE(S):**

- ① LTXClkIn is used only when the internal transmit clock synthesizer is disabled.
- ② LTXSynRef clock must be 19.44 MHz +/- 20 ppm.

500243\_001a

The line interface circuits of the CX29600 provide many clock and data path selections for loopback capabilities. The available loopback modes are described in [Section 2.8](#).

[Table 2-3](#) shows the register bits which are required for proper configuration of the the line interface for the OC-12 SONET mode. This is the default mode of operation upon device reset. The control registers shown in [Figures 2-5](#) and [2-6](#).

**Table 2-3. Transmit/Receive Default Clock Configuration**

Configuration Description	Control Register and Bit Position Index	Register Bit Names and Values	Default Register Value
Internal CDR enabled	CLKREC[5]	ExtClkRec = 0	CLKREC = 0x00
Transmit clock synthesized from 19.44 MHz reference input (LTxSynRef pin)	CLKREC[4:3]	TxCkSel[1:0] = 00	
LTxDat sourced from transmit framer	CLKREC[2]	TxDatSel = 0	
Receive data from LRxDat +/- inputs	CLKREC[1]	SrcLoop = 0	
PECL line loopback disabled	CLKREC[0]	NELnLoop = 0	
Local source loopback disabled	CLKRECPD[6]	LclSrcLoop = 0	CLKRECPD = 0x08
LTxDat buffer enabled	CLKRECPD[4]	PD_Data = 0	
LTxCk buffer power down enabled	CLKRECPD[3]	PD_Clk = 1	
CDR charge pump frequency - 622 MHz	TESTMODE[7]	Speed_CP = 1	TESTMODE = 0x80
Transmit clock synthesizer enabled	TESTMODE[6]	Pd_TxSyn = 0	
CDR PLL hysteresis values	WINHYST1_L WINHYST		

The transmit section synthesizes the 155.52 MHz clock used for transmitting data from one of four sources based on the control bits TxClkSel[1:0] in the CLKREC register as shown in Table 2-4.


**Table 2-4. TxClkSel[1:0] Control Bits**

TxClkSel1	TxClkSel0	Transmit Clock
0	0	Synthesized from the 19.44 MHz reference on the LTxSynRef pin (default).
0	1	Taken directly from the LTxClkIn+/-_n input pins. This 155.52 MHz clock must meet jitter specifications.
1	0	Uses the recovered clock from the CDR block for loop timed operations.
1	1	Reserved.

The receiver section uses an internal Phase Locked Loop (PLL) to recover the clock from the incoming NRZ data stream. The clock recovery circuit requires the 19.44 MHz clock. When no NRZ data is present or when the signal detect input (LSigDet\_n) is low, indicating that the signal has been lost by the optical transceiver, the receive clock recovery circuit free-runs at a nominal 155.52 MHz so that a receive clock is always present for the receive data path and the transmit path for loop-timed applications.

This clock meets jitter tolerance and jitter transfer specifications according to Bellcore GR-253 (see Figure 2-7, Table 2-5, and Table 2-6). Jitter tolerance is defined as how much jitter the receiver can tolerate and still extract the correct data from the incoming signal. Jitter transfer is the maximum amount of jitter that any device is allowed to add to the data stream.

**Figure 2-7. Bellcore GR-253-CORE Jitter Specifications**



100518\_012

**Table 2-5. SONET Category II Jitter Tolerance Mask**

OC/STS Level	$f_0$ (Hz)	$f_1$ (Hz)	$f_2$ (Hz)	$f_3$ (Hz)	$f_4$ (Hz)	$A_1$ (UI <sub>pp</sub> )	$A_2$ (UI <sub>pp</sub> )	$A_3$ (UI <sub>pp</sub> )
3	10	30	300	6.5 k	65 k	0.15	1.5	15

**Table 2-6. Category II Jitter Transfer Mask**

OC/STS Level	$f_c$ (Hz)	P (dB)
3	130	0.1

**Table 2-7. CX29600 Jitter Specification**

Parameter	Min	Typical	Max	Unit
Jitter Generation (Tx Output)	—	0.004	0.006	UI <sub>rms</sub>
Jitter Generation	—	—	0.06	UI <sub>pp</sub>
Jitter Generation (loopback from Rx to Tx)	—	0.005	0.007	UI <sub>rms</sub>
Adjacent Channel Isolation	—	40	—	dB
Rise/Fall Time	—	120	150	ps

### 2.2.1 Loss of Lock

When the CDR determines that a Loss of Lock (also referred to as a Loss of Synchronization) has occurred, it asserts the Loss of Lock (LOL) bit in the RXSEC register and the LOL bit in the SECINT register. In addition, if enabled by the EnLOL bit in the ENSEC register, the interrupt will be propagated to the PORTINT register.

## 2.3 Device Configuration and Setup

The following information illustrates how to configure the CX29600 for various SONET and SDH operating modes. The device can operate in a 1xOC-3/STM-1 configuration. The device has a set of registers for physical line port.

**Table 2-8. Valid Framing Modes for the CX29600**

Gen Register				Description
PrtMode (bit 7)	FrmMode (bit 6)	AU4Mode (bit 5)	TU3Mode (bit 3)	
0	0	0	0	SONET; 1 independent OC-3
0	1	0	0	SDH; 1 independent AU-3
0	1	1	0	SDH; 1 independent AU-4 with TUG-2 payload
0	1	1	1	SDH; 1 independent AU-4 with TU-3 payload

The GEN register selects the mapping format for the CX29600.

The FrmMode bit selects between SONET and SDH framing modes. This determines what values are transmitted in the J0/Z0 overhead octets as shown in [Table 2-11](#).

The AU4Mode and TU3Mode bits determine how the payload is mapped for the SDH modes. Consult the appropriate standard's document (G.707 or Bell CORE-253) for details.

Figure 2-8. Default Clock and Data Receive Path







Figure 2-9. Default Clock and Data Transmit Path



500243\_001a

Table 2-9 shows the register bits which are required for proper configuration of the line interface for the OC-12 SONET mode.

The line interface circuits of the CX29600 provide many clock and data path selections for loopback capabilities. The available loopback modes are described in Section 2.8.

**Table 2-9. Transmit/Receive Configuration: OC-12 Mode, Internal CDR and Transmit Clock Synthesis Enabled**

Configuration Description	Control Register and Bit Position Index	Register Bit Names and Values	Default Register Value
Internal CDR enabled	CLKREC[5]	ExtClkRec = 0	CLKREC = 0x00
Transmit clock synthesized from 19.44 MHz reference input (LTxSynRef pin)	CLKREC[4:3]	TxCkSel[1:0] = 00	
LTxData sourced from transmit framer	CLKREC[2]	TxDatSel = 0	
Receive data from LRxDat +/- inputs	CLKREC[1]	SrcLoop = 0	
PECL line loop disabled	CLKREC[0]	NELnLoop = 0	
Local Source Loopback disabled	CLKRECPD[6]	LclSrcLoop = 0	CLKRECPD = 0x08
LTxData buffer enabled	CLKRECPD[4]	PD_Data = 0	
LTxCk buffer power down enabled	CLKRECPD[3]	PD_Clk = 1	
CDR charge pump frequency - 622 MHz	TESTMODE[7]	Speed_CP = 1	TESTMODE = 0x80
Transmit clock synthesizer enabled	TESTMODE[6]	Pd_TxSyn = 0	

## 2.4 SONET/SDH Framer and Overhead Processor

Mindspeed's CX29600 SONET/SDH framer has an extensive overhead processing section with external access for D1-D3 and D4-D12 Data Link message processing. The framer provides data transmission at a standard bit rate, frequency justification, pointer processing, and frame delineation. The overhead processor provides frame synchronization, byte scrambling and descrambling, and byte multiplexing and demultiplexing. [Figures 2-10 through 2-16](#) and [Table 2-10](#) illustrate the mapping supported by the CX29600.

**Table 2-10. Valid Framing Modes for the CX29600**

Gen Register				Description
PrtMode (bit 7)	FrmMode (bit 6)	AU4Mode (bit 5)	TU3Mode (bit 3)	
0	0	0	0	SONET; 1 independent OC-3
0	1	0	0	SDH; 1 independent AU-3
0	1	1	0	SDH; 1 independent AU-4 with TUG-2 payload
0	1	1	1	SDH; 1 independent AU-4 with TU-3 payload

The GEN register selects the mapping format for the CX29600.


The FrmMode bit selects between SONET and SDH framing modes. This determines what values are transmitted in the J0/Z0 overhead octets as shown in [Table 2-11](#).

The AU4Mode and TU3Mode bits determine how the payload is mapped for the SDH modes. Consult the appropriate standard's document (G.707 or Bell CORE-253) for details.

**Table 2-11. Default J0/Z0 Transmitted Values**

	Transmitted Values		
	J0	Z0-2	Z0-3
STM-1/STS-3	01	02	03

Figure 2-10. AU-3 to TUG-2



100518\_033

**Figure 2-11. AU-3 Basic Frame (4 x AUG to 3 x AU-3 Mapping)**

Row	Column 1		
1	A1-1 A1/A2 port 1	A1-3 A1/A2 port 1	A1-3 A1/A2 port 1
2	B1 B1 port 1	0	0
3	D1 SDCC port 1	0	0
4	H1-1 TxPntr port 1 path1	H1-2 TxPntr port 2 path 1	H1-3 TxPntr port 3 path 1
5	B2-1 InsB2Err1 port1	B2-2 InsB2Err1 port2	B2-3 InsB2Err1 port3
6	D4 LDCC port1	0	0
7	D7 LDCC port 1	0	0
8	D10 LDCC port 1	0	0
9	S1 S1 port 1	0	0

Row	Column 2		
1	A2-1 A1/A2 port 1	A2-2 A1/A2 port 1	A3 A1/A2 port 1
2	E1 port 1	0	0
3	D2 SDCC port 1	0	0
4	H2-1 TxPntr port 1 path 1	H2-2 TxPntr port 2 path 1	H2-3 TxPntr port 3 path 1
5	K1 K1 port 1	0	0
6	D5 LDCC port 1	0	0
7	D8 LDCC port 1	0	0
8	D11 LDCC port 1	0	0
9	0	0	M1 REI-L port 1


  

Row	Column 3		
1	J0 TxSec port 1	Z0-2 Gen	Z0-3 Gen
2	F1 port 1	0	0
3	D3 SDCC port 1	0	0
4	H3-1 TxPntr port 1 path 1	H3-2 TxPntr port 2 path 1	H3-3 TxPntr port 3 path 1
5	K2 K2 port 1	0	0
6	D6 LDCC port 1	0	0
7	D9 LDCC port 1	0	0
8	D12 LDCC port 1	0	0
9	E2 E2 port 1	0	0

Row	Column 4		
1	J1-1 port 1 path 1	J1-2 port 2 path 1	J1-3 port 3 path 1
2	B3-1 port 1 path 1	B3-2 port 2 path 1	B3-3 port 3 path 1
3	C2-1 port 1 path 1	C2-2 port 2 path 1	C2-3 port 3 path 1
4	G1-1 port 1 path 1	G1-2 port 2 path 1	G1-3 port 3 path 1
5	F2-1 port 1 path 1	F2-2 port 2 path 1	F2-3 port 3 path 1
6	H4-1 port 1 path 1	H4-2 port 2 path 1	H4-3 port 3 path 1
7	F3-1 port 1 path 1	F3-2 port 2 path 1	F3-3 port 3 path 1
8	K3-1 port 1 path 1	K3-2 port 2 path 1	K3-3 port 3 path 1
9	N1-1 port 1 path 1	N1-2 port 2 path 1	N1-3 port 3 path 1

Figure 2-12. TUG-2 to TUG-3 to AU-4



100518\_034

Figure 2-13. TUG-2

Row	Column 1		
1	A1-1 A1/A2 port 1	A1-3 A1/A2 port 1	A1-3 A1/A2 port 1
2	B1 B1 port 1	0	0
3	D1 SDCC port 1	0	0
4	H1-1 TxPntr port 1 path1	H1-2 TxPntr port 2 path 1	H1-3 TxPntr port 3 path 1
5	B2-1 InsB2Err1 port1	B2-2 InsB2Err1 port2	B2-3 InsB2Err1 port3
6	D4 LDCC port1	0	0
7	D7 LDCC port 1	0	0
8	D10 LDCC port 1	0	0
9	S1 S1 port 1	Z1-2 S1 port 2	Z1-3 S1 port 3

Row	Column 2		
1	A2-1 A1/A2 port 1	A2-2 A1/A2 port 1	A3 A1/A2 port 1
2	E1 port 1	0	0
3	D2 SDCC port 1	0	0
4	H2-1 TxPntr port 1 path 1	H2-2 TxPntr port 2 path 1	H2-3 TxPntr port 3 path 1
5	K1 K1 port 1	0	0
6	D5 LDCC port 1	0	0
7	D8 LDCC port 1	0	0
8	D11 LDCC port 1	0	0
9	0	0	M1 REI-L port 1

Row	Column 3		
1	J0 TxSec port 1	Z0-2 Gen	Z0-3 Gen
2	F1 port 1	0	0
3	D3 SDCC port 1	0	0
4	H3-1 TxPntr port 1 path 1	H3-2 TxPntr port 2 path 1	H3-3 TxPntr port 3 path 1
5	K2 K2 port 1	0	0
6	D6 LDCC port 1	0	0
7	D9 LDCC port 1	0	0
8	D12 LDCC port 1	0	0
9	E2 E2 port 1	0	0

Row	Column 4		
1	J1-1 port 1 path 1	J1-2 port 2 path 1	J1-3 port 3 path 1
2	B3-1 port 1 path 1	B3-2 port 2 path 1	B3-3 port 3 path 1
3	C2-1 port 1 path 1	C2-2 port 2 path 1	C2-3 port 3 path 1
4	G1-1 port 1 path 1	G1-2 port 2 path 1	G1-3 port 3 path 1
5	F2-1 port 1 path 1	F2-2 port 2 path 1	F2-3 port 3 path 1
6	H4-1 port 1 path 1	H4-2 port 2 path 1	H4-3 port 3 path 1
7	F3-1 port 1 path 1	F3-2 port 2 path 1	F3-3 port 3 path 1
8	K3-1 port 1 path 1	K3-2 port 2 path 1	K3-3 port 3 path 1
9	N1-1 port 1 path 1	N1-2 port 2 path 1	N1-3 port 3 path 1

Figure 2-14. TU-3 to TUG-3 to AU-4






Figure 2-15. TU-3 Basic Frame (4 x AUG to AU-4 to VC-4 to 3 x TU-3 Mapping)

Row	Column 1		
1	A1-1 A1/A2 port 1	A1-3 A1/A2 port 1	A1-3 A1/A2 port 1
2	B1 B1 port 1	0	0
3	D1 SDCC port 1	0	0
4	H1-1 TxPntr port 1 path 1	H1-2 TxPntr port 2 path 1	H1-3 TxPntr port 3 path 1
5	B2-1 InsB2Err1 port1	B2-2 InsB2Err1 port2	B2-3 InsB2Err1 port3
6	D4 LDCC port1	0	0
7	D7 LDCC port 1	0	0
8	D10 LDCC port 1	0	0
9	S1 S1 port 1	0	0

Row	Column 2		
1	A2-1 A1/A2 port 1	A2-2 A1/A2 port 1	A3 A1/A2 port 1
2	E1 port 1	0	0
3	D2 SDCC port 1	0	0
4	H2-1 TxPntr port 1 path 1	H2-2 TxPntr port 2 path 1	H2-3 TxPntr port 3 path 1
5	K1 K1 port 1	0	0
6	D5 LDCC port 1	0	0
7	D8 LDCC port 1	0	0
8	D11 LDCC port 1	0	0
9	0	0	M1 REI-L port 1

Row	Column 3		
1	J0 TxSec port 1	Z0-2 Gen	Z0-3 Gen
2	F1 port 1	0	0
3	D3 SDCC port 1	0	0
4	H3-1 TxPntr port 1 path 1	H3-2 TxPntr port 2 path 1	H3-3 TxPntr port 3 path 1
5	K2 K2 port 1	0	0
6	D6 LDCC port 1	0	0
7	D9 LDCC port 1	0	0
8	D12 LDCC port 1	0	0
9	E2 E2 port 1	0	0

Row	Column 4		
1	J1-1 port 1 path 1	J1-2 port 2 path 1	J1-3 port 3 path 1
2	B3-1 port 1 path 1	B3-2 port 2 path 1	B3-3 port 3 path 1
3	C2-1 port 1 path 1	C2-2 port 2 path 1	C2-3 port 3 path 1
4	G1-1 port 1 path 1	G1-2 port 2 path 1	G1-3 port 3 path 1
5	F2-1 port 1 path 1	F2-2 port 2 path 1	F2-3 port 3 path 1
6	H4-1 port 1 path 1	H4-2 port 2 path 1	H4-3 port 3 path 1
7	F3-1 port 1 path 1	F3-2 port 2 path 1	F3-3 port 3 path 1
8	K3-1 port 1 path 1	K3-2 port 2 path 1	K3-3 port 3 path 1
9	N1-1 port 1 path 1	N1-2 port 2 path 1	N1-3 port 3 path 1

Row	Column 5		
1	H1-1 port 1 path 2	H1-2 port 2 path 2	H1-3 port 3 path 2
2	H2-1 port 1 path 2	H2-2 port 2 path 2	H2-3 port 3 path 2
3	H3-1 port 1 path 2	H3-2 port 2 path 2	H3-3 port 3 path 2
4	0	0	0
5	0	0	0
6	0	0	0
7	0	0	0
8	0	0	0
9	0	0	0

STS-3/STM-1 framing delineates the frame with a block of octets, A1 and A2, with payload data in the areas between overhead blocks. In STS-3, the payload is called the Synchronous Payload Envelope (SPE). In SDH, the payload is called Virtual Container 4 (VC4). This document uses SPE to refer to the payload in either format.

The SONET Framer block recovers the A1/A2 framing location from octet-delineated data provided by the clock recovery front-end. This block also performs the pointer processing and generates row and byte counts to identify locations within the frame to downstream blocks such as the SONET overhead processor. The SONET Framer block interfaces directly with the SONET Overhead block and provides status bits to the SONET Overhead processor for presentation in status registers. The SONET Overhead block uses defined overhead bytes in an STS-3/STM-1 frame for Performance Monitoring, Fault Management, and Facility Testing. [Table 2-12](#) lists the SONET Overhead bytes the CX29600 uses.

**Table 2-12. SONET Overhead Byte Definitions and Values (1 of 2)**

Layer	Byte	Function	Transmitted Value
Section	A1	Framing	F6h
	A2	Framing	28h
	J0	Section Trace	01h or 64-byte Section Trace message
	Z0	Section Growth	02, 03, ...
	B1	Section error monitoring	BIP-8
	E1	Section orderwire	00
	F1	Section user's data channel	00
	D1, D2, D3	Data link channel	00, 00, 00
Line	H1, H2, H3	Pointer/Concatenation indicator Path AIS	62, 0A, 00
	B2	Line error monitoring	BIP-24 or BIP-96
	K1, K2 (bits 1-5)	APS channel	00
	K2 (bits 6-8)	Line RDI Line AIS No Alarm	00
	D4-D12	Data link channel	00h
	S1	Synchronization status	00
	Z1	Future growth	00
	Z2	Future growth	00
	M1	Line REI	B2 error count
	E2	Line orderwire	00

Table 2-12. SONET Overhead Byte Definitions and Values (2 of 2)

Layer	Byte	Function	Transmitted Value
Path	J1	Path Trace	00h or 64-byte Path Trace message
	B3	Path error monitoring	BIP-8
	C2	Path signal label	01
	G1 (bits 1-4)	Path REI	B3 error count
	G1 (bits 5-7)	No Alarm Path RDI alarms	00
	F2	User communications	00
	H4	Byte not monitored	00
	F3(Z3)	Future growth	00
	K3(Z4)	Future growth	00
	N1(Z5)	Future growth	00

### 2.4.1 Loss of Signal

The incoming signal is monitored for an all-zeros pattern before descrambling. All-zeros patterns with a duration longer than 100  $\mu$ s causes a Loss of Signal (LOS) to be reported in RXSEC bit 5. LOS is cleared when two consecutive valid framing patterns with no intervening all-zeros pattern have been received.

**NOTE:** A low level input on the SigDet pin causes the CX29600 to clamp the input data to all zeroes, forcing an LOS alarm.

## 2.4.2 Section Overhead

The Section Overhead handles the transport of the STS/STM frame across the physical medium and section-level communications. Its functions are framing and scrambling on the transmit side, and section error monitoring on the receive side. The transmit and receive functions of the Section Overhead bytes are shown in [Table 2-13](#).

**Table 2-13. Section Overhead Transmit and Receive Functions**

Byte	Transmit	Receive
A1/A2	F6/28 hex, A1 inverted, or 00	Monitor out of frame state machine
B1	Calculated, error insertion option	Checked, errors counted
E1	From external pin	To external pin
F1	From TXF1 register	To RXF1 register
D1, D2, D3	00 hex or external serial access	External serial access
J0	01 hex or 64-byte trace buffer	Monitor Rx trace buffer, interrupt on change
Z0	02, 03 hex	Not checked

**NOTE:** Undefined overhead positions carry 00h.

### 2.4.2.1 A1, A2 Severely Errored Frames (SEF)

In normal operation, the A1 and A2 bytes contain F6h and 28h respectively, and are used by the CX29600 to determine the location of a frame within a data stream.

The STS-3/STM-1 framing bytes, A1 and A2, are monitored for SEF conditions. SEF is declared if errors are detected in four consecutive frames. A SEF condition causes the SEF bit in the RXSEC register to be set high and the SEFCNT register to be incremented.

On the transmit side, A1 and A2 contain F6h and 28h by default. Software can for A1 and A2 to 00 and 00 by setting the DisA1A2 bit high in the TXSEC register. To insert a single framing error on the transmit side, software set the InsFrErr bit in the ERRINS register high. This inverts the last A1 octet.

### 2.4.2.2 Loss of Frame

If the CX29600 detects 24 consecutive SEF, it will assert LOF bit (Loss of Frame) in the RXSEC register. LOF is deasserted after eight frames of SEF inactive.


**2.4.2.3 J0, Z0** The Section Trace byte, J0, is connected to a circular 64-byte buffer that carries the Section Trace message. This enables section elements to track a continuous connection.

By default, the transmitted J0 octet contains 0x01. If the EnSecTr bit in the TXSEC register is set to 1, the device will read the next location from the TXSECBUF and transmit it in the J0 octet. Note that the contents of the TXSECBUF are undefined on power up. Figure 2-16 illustrates this.

The incoming J0 octets are written to the RXSECBUF register. This is also a circular buffer that overwrites when full. If the incoming message differs from the previous message, the SecTraceInt bit in the SECINT register will be asserted.

The Z0 octet is set to the value corresponding to its order of appearance within the frame (02, 03, 04, etc.). The received Z0 octet is not monitored.

Figure 2-16. J0 Buffer Behavior



**2.4.2.4 B1** The B1 octets are allocated for section layer monitoring and contain a Bit Interleaved Parity (BIP-8) code. An error causes the B1Err bit in RXSEC to be set high and increments the B1CNT registers.

On the transmit side, the B1 octet contains the BIP-8 calculation by default. The transmit value can be forced to 00 by setting DisB1, bit 2 of the TXSEC register.

A BIP error can be introduced by setting InsB1Err, bit 6 of the ERRINS register. This performs an XOR between the B1 octet (either the valid BIP-8 value or 00, depending on DisB1) and the contents of the ERRPAT register and transmits the result.

**2.4.2.5 E1** The Section Orderwire byte, E1, is allocated as an orderwire channel for voice communication. It is set to 00h as the default. If TXSEC bit 0 is set high, E1 will contain data as shifted in from the TxE1 input pin.

The E1 byte is latched from receive stream and then shifted out to the RxE1 output pin. See [Section 5.1.6](#) for timing waveforms.

**2.4.2.6 F1** The Section User's Data Channel byte, F1, is allocated for the user. It contains the value in the TXF1 register.

The F1 byte is latched in to the RXF1 register for processor access. A maskable interrupt (SECINT bit 0) is generated when the incoming F1 byte differs from the current value for 3 consecutive frames.

**2.4.2.7 D1-D3** The Section Data Communication Channels (SDCC), D1–D3, provides for the transmission of management and status information. On the receive side, the D1/D2/D3 octet values are latched from the incoming data stream and output on both the SI-Bus and the RxSDCC\_D pins.

The transmit values are determined as shown in [Table 2-14](#):

**Table 2-14. DCC Transmit Values**

TXSEC Register		Transmit Source for D1, D2, and D3
EnTxSecDCC (bit 6)	SecDCCSrc (bit 5)	
0	0	All zeroes
0	1	All zeroes
1	0	Data input on the TxSDCC_D pin
1	1	Data from the SI-Bus

### 2.4.3 Line Overhead

The Line Overhead handles the transport of path-level payloads across the physical medium. This layer of the overhead provides synchronization and multiplexing functions, including maintenance and line protection, for the Line layer. The Section Overhead must be terminated before the Line Overhead can be accessed. The transmit and receive functions of the Line Overhead are shown in [Table 2-15](#).

**Table 2-15. Line Overhead Transmit and Receive Functions**

Byte	Transmit	Receive
H1/H2	620A/93FF hex pointer	Full GR.253 pointer processor
H3	00 hex	Used for negative justification
B2	Calculated, error insertion	Checked, errors counted
K1/K2	Insertable via register	Checked, interrupt on change
D4-12	00 hex or external serial access	External serial access
S1	Insertable via register	Checked, interrupt on change
Z1	From the TXZ1b/TXZ1c registers	To the RXZ1b/RXZ1c registers
Z2	From the TXZ2a/TXZ2b registers	To the RXZ2a/RXZ2b registers
M1	Line FEBE inserted	Checked, errors counted
E2	From the TxE2 pin	To the RxE2 pin

**NOTE:** Undefined overhead positions carry 00h.

#### 2.4.3.1 H1 and H2

Two bytes—H1 and H2—in the STS-3/STM-1 frame are fixed on the transmit side to locate path overhead byte J1 immediately after the Z0 byte of the Section Overhead. H1 and H2 carry a fixed pointer value of 620Ah as the default. Bits 5 and 6 of the H1 byte contain the values from TXPNTR (for the respective STS-1) bits 7 and 6. This allows the SS bits to be set to any value to accommodate SDH pointers. If TXPNTR bit 5 is high, the H1/H2 bytes will each contain 33h as an invalid pointer value.

For the H1 and H2, a full pointer processor is implemented for STS-3 to locate the STS-3 SPE. Increment, decrement, and New Data Flag capability is included. The current pointer position and status is reported in the RXPNTR and PNTRSTAT registers. Positive and negative pointer justifications are counted in PJCNT and NJCNT, respectively. New Data Flags are counted in NDFCNT. The H1 and H2 bytes from the first STS-1 position can be replicated into the second and third STS-1 positions when the data is transferred downstream.

Pointer justification and New Data Flag counts are disabled during LOS, LOF, AIS-L, AIS-P, or LOP-P conditions.

#### 2.4.3.2 H3

On the receive side, this byte is used during negative justification. Otherwise it is unused.

On the transmit side, it is always set to 00.

**2.4.3.3 Loss of Pointer**

The H1 and H2 pointer processor reports Loss of Pointer (LOP) in RXPTH bit 7 if a valid pointer is not found for 10 consecutive frames. LOP-P is cleared when a valid pointer with NDF or a valid concatenation indicator has been received for three consecutive frames. LOP-P is terminated upon detection of AIS-P or when relaying an all-ones pointer.

AIS-P is reported in RXPTH bit 6 when the H1/H2 bytes contain an all-ones pattern for 3 consecutive frames. Path AIS is terminated when a valid H1/H2 pointer is found or when LOP-P (not AIS) is detected.

The transmit pointer generator generates a New Data Flag indication on the first valid pointer value after deassertion of either AIS-L or AIS-P.

Upstream AIS-P detection can force downstream AIS-P generation if DOWNALM is high. In TU-3 mode, AIS-P detection in the AU-4 (path 1) forces downstream AIS-P in all paths.

Set TXPTH bit 4 high to generate AIS-P, causing the H1/H2/H3 bytes and the SPE contents to be all ones.

When an LOP-P, AIS-P, or a tandem connection ISF defect is detected on the incoming signal, AIS-P is automatically generated in the downstream data path by placing all-ones content in the H1/H2/H3 bytes and in the entire STS SPE. Write bits 6, 5, or 4 (for the respective STS-1) of DOWNALM low to disable Automatic generation of AIS-P.

Set DOWNALM bit 1 high to generate AIS-P on reception of PLM-P or Uneq-P in addition to the normal generation on reception of LOP-P.

**2.4.3.4 B2**

The Line Parity byte, B2, monitors the line for BIP-24 and BIP-96 errors. Errors are reported in RXLIN bit 4 and counted in B2CNT. The counter length is 20 bits so that saturation does not occur during a one-second latching interval.

B2 carries the BIP-24 calculation as the default. If TXLIN bit 4 is set high, all B2 bytes will contain 00h. If ERRINS bits 5, 4, or 3 are set high, the normal B2 byte value (by calculation or 00h as determined by TXLIN bit 4) in the appropriate B2 byte will be XORed with the value contained in the ERRPAT register before transmission.

B2 BIP counts are disabled during LOS, LOF, or AIS-L conditions.



**2.4.3.5 APS Threshold**

The Bit Error Rate (BER) is monitored from the B2 BIP error count. If the incoming error rate exceeds the thresholds programmed in the APSTHRESH register, then signal degrade or signal fail status will be reported in RXAPS bits 0 or 1, respectively.

The CX29600 can detect BERs in the range  $10^{-3}$  to  $10^{-9}$  by programming the exponent into a control register. The circuitry configures observation window lengths and error count thresholds directly from the programmed BER exponent. As stated in *Network node interface for the synchronous digital hierarchy (SDH)*, ITU-T Recommendation G.707 (03/96) and *Synchronous Optical Network (SONET) Transport Systems: Common Generic Criteria*, Bell Communications Research, GR-253-CORE, to estimate a given BER, at least  $10/\text{BER}$  bits need to be observed to state with 95% confidence that the estimated BER is within a factor of 2 of the actual BER. If more bits are observed, the estimate is closer for the same confidence level or the confidence in the estimate is tighter for the same estimate accuracy. This criteria is true if the BER is low or the number of bits observed is large (because the binomial error distribution can be assumed to be approximated by the Poisson distribution in this case). The observation windows are set in terms of the number of STS-3 frames. The Line BIP (B2) byte covers 19,224 bits (2403 octets) per STS-3 frame. The table below shows the parameters for each BER threshold.

**Table 2-16. Bit Error Rate Analysis for STS-3**

BER	Minimum Observation	Frames Observed	Actual Bits Observed	Error Threshold	Threshold Detect Time	APS Switch Requirement
$10^{-3}$	$10^4$	8	$1.54 \times 10^5$	150	1 msec	8 msec
$10^{-4}$	$10^5$	16	$3.08 \times 10^5$	30	2 msec	13 msec
$10^{-5}$	$10^6$	128	$2.46 \times 10^6$	23	16 msec	100 msec
$10^{-6}$	$10^7$	1024	$1.97 \times 10^7$	18	128 msec	1 sec
$10^{-7}$	$10^8$	16384	$3.15 \times 10^8$	30	2.048 sec	10 sec
$10^{-8}$	$10^9$	131,072	$2.52 \times 10^9$	24	16.384 sec	83 sec
$10^{-9}$	$10^{10}$	1,048,576	$2.02 \times 10^{10}$	18	131.072 sec	667 sec
$10^{-10}$	$10^{11}$	8,388,608	$1.61 \times 10^{11}$	16	1048 sec	—

**2.4.3.6 BER**

This column lists the thresholds that can be programmed into the control register ( $10^{-3}$  to  $10^{-9}$ ) for setting the SD or SF alarm. The  $10^{-10}$  threshold is included in the table because the criteria for clearing an SD or SF alarm is that the BER must drop to 1/10 of the set threshold.

**2.4.3.7 Minimum Observation**

This column shows the number of bits that must be observed to have a 95% confidence that the estimated BER is within a factor of 2 of the actual BER.

**2.4.3.8 Frames Observed**

This column shows the number of frames that the circuit observes based on the BER threshold. This was picked as the power of 2 (for ease of counter implementation) that gives a number of bits observed greater than the minimum observation requirement. Substantially more bits are observed at the  $10^{-3}$  threshold than are necessary to keep the Poisson distribution assumption intact.

**2.4.3.9 Actual Bits Observed**

This column is the number of frames observed multiplied by 19,224 bits/frame (amount covered by the B2 BIP). Since two to three times the number of bits that is required are observed, the accuracy of BER estimation is improved.

**2.4.3.10 Error Threshold**

This column is the BER multiplied by the actual number of bits observed. This is the threshold that is wired in the circuit. If this threshold is exceeded by the number of incoming B2 errors accumulated during the frames' observed period, then the set criteria for the BER alarm (SD or SF) has been reached. For clearing thresholds, the accumulated number of B2 errors during the observation period must be below the threshold to clear the SD or SF alarm. The clearing threshold is automatically set to 1/10 of the setting threshold by the set/clear circuit.

**2.4.3.11 Threshold Detect Time**

This column is the number of frames observed multiplied by 125  $\mu$ sec per frame. This is the maximum amount of time that it takes to declare that the programmed BER is being received. If the threshold is exceeded at any time, the alarm is set immediately; not at the end of the window period. This is to meet the requirement in *Synchronous Optical Network*, ANSI T1.105 that an actual incoming BER higher than the programmed threshold is detected in the amount of time listed for the actual BER rather than in the time for the threshold BER.

**2.4.3.12 APS Switch Requirement**

This column lists the APS switch initiation objective from *Synchronous Optical Network*, ANSI T1.105. This is the time that an APS switch operation should commence from onset of the incoming BER. At worst, the current window is missed when the incoming errors start, thus requiring a maximum of two times the threshold detect time to set an SD or SF alarm. This still provides ample time for interrupt response and software processing to initiate the APS operation within the required time. The tightest requirement is at the  $10^{-3}$  threshold.

**2.4.3.13 K1, K2**

The APS Channel bytes, K1 and K2, are allocated for APS signaling between line level entities. K1/K2 carries the values from the TXK1 and TXK2 control registers. Bits 6, 7, 8 of K2 carry the AIS-L and RDI-L indications.

The K1/K2 bytes are latched into the RXK1 and RXK2 registers. A maskable interrupt (LININT bit 7) is generated when the incoming K1/K2 bytes consistently differ from the current values for 3 consecutive frames. A Protection Switching Byte Failure (PSBF) is reported in RXAPS bit 2 if a consistent APS byte can not be found.

AIS-L is reported in RXLIN bit 6 when bits 6, 7, and 8 of the K2 byte contain a 111 pattern for 5 consecutive frames. Line AIS is terminated when a non-111 pattern is detected for 5 consecutive frames.

RDI-L is reported in RXLIN bit 5 when bits 6, 7, and 8 of the K2 byte contain a 110 pattern for 5 consecutive frames. Line RDI is terminated when a non-110 pattern is detected for 5 consecutive frames.

When the transmitter has stopped transmitting AIS-L or AIS-P and is about to resume normal data transmission, the first valid pointer transmitted is accompanied by a New Data Flag for one frame.

**2.4.3.14 Line RDI/AIS Detect**

RDI-L can be generated either automatically or manually. Automatic generation is the default (TXLIN bit 1 high) and manual generation is set by making TXLIN bit 2 high. K2 bits 6, 7, 8 contain the AIS-L and RDI-L indications; the contents are shown in [Table 2-17](#).

**Table 2-17. K2 Indications**

InsAIS-L	InsRDI-L	AutoRDI-L	K2 bits 6, 7, 8
1	X	X	111
0	1	X	110 for a minimum of 20 frames.
0	0	1	110 for a minimum of 20 frames upon detection of LOS, LOF, or AIS-L. From TXK2 bits 2, 1, 0 when no LOS, LOF, or AIS-L detected.
0	0	0	From TXK2 bits 2, 1, 0

When an LOS or LOF defect is detected on the incoming signal, an all-ones signal is placed in every byte of the frame except for the section overhead positions. This ensures that an AIS-L is automatically generated in the downstream data path. Automatic generation of AIS-L can be disabled by writing bit 7 of DOWNALM low.

AIS-L can be generated by setting TXLIN bit 3 high, causing the frame contents to be composed of valid section overhead and scrambled all-ones for the remainder of the frame.

**2.4.3.15 D4-D12**

The Line Data Communication Channels (DCC), D4-D12, transmit management and status information. They are set to 00h as the default. If TXLIN bit 7 is high, D4-D12 will contain data from either the TxLDCC\_D input pin or from the SI-Bus interface mapped to this STS-3.

The D4-D12 bytes are latched from receive stream and then shifted out to the RxLDCC\_D output pin.

**2.4.3.16 S1** The Synchronization Status byte, S1, indicates the signal clock quality and clock source. S1 carries the value from the TXS1 register.

The S1 byte is latched into the RXS1 register. A maskable interrupt (LININT bit 2) will be generated when the incoming S1 byte differs consistently from the current value for 8 consecutive frames.

The S1 Unstable interrupt and status bit is set when 2 or more of 8 consecutively received S1 bytes differ from the current stable S1 byte. It is cleared when the same S1 byte is received 8 times consecutively, whether this is the S1 byte that was received previously, or it is of a new value. The S1 Unstable status bit is reset to an active high state.

The values of the S1 byte are described in [Table 2-18](#).

**Table 2-18. S1 Byte Description**

Acronym	Description	Quality Level	Lower Nibble Bits 5,6,7,8
PRS	Stratum 1 Traceable	1	0001
STU	Sync - Traceability Unknown	2	0000
ST2	Stratum 2 Traceable	3	0111
ST3	Stratum 3 Traceable	4	1010
SMC	SONET Min Clock Traceable	5	1100
ST4	Stratum 4 Traceable	5	1100
DUS	Do not use for Sync	7	1111
RES	Reserved for Network Sync Use	—	1110

**2.4.3.17 Z1** The Z1 bytes are allocated for future growth, and are set to the values of the TXZ1b/TXZ1c registers.

The Z1 bytes are latched into the RXZ1b/RXZ1c registers. A maskable interrupt (LININT bit 1) is generated when the incoming Z1 bytes differ consistently from the current values for 3 consecutive frames.

**2.4.3.18 Z2** The Z2 bytes are allocated for future growth, and are set to the values of the TXZ2a/TXZ2b registers.

The Z2 bytes are latched into the RXZ2a/RXZ2b registers. A maskable interrupt (LININT bit 0) is generated when the incoming Z2 bytes differ consistently from the current values for 3 consecutive frames.

**2.4.3.19 M1** The Remote Error Indication (REI) byte, M1, contains the number of incoming B2 BIP errors. Errors are reported in RXLIN bit 3 and counted in RLCNT. The counter length is 20 bits so that saturation does not occur during a one-second latching interval. If TXLIN bit 0 is low, M1 will contain 00h. If ERRINS bit 2 is high, the contents of the ERRPAT register will be transmitted in the M1 byte for one frame.

REI-L counts are disabled during LOS, LOF, AIS-L, or RDI-L conditions.

**2.4.3.20 E2** The Line Orderwire byte, E2, is allocated as orderwire channels for voice communication. E2 is set to 00h as the default. If TXLIN bit 5 is set high, E2 will contain data as shifted in from the TxE2 input pin.

The E2 byte is latched from the receive stream and then shifted out to the RxE2 output pin.

## 2.4.4 Path Overhead

Path overhead can either be generated by CX29600 or taken from the path overhead presented in the STS-1 inputs from the SI-Bus interface. Internal generation is the default, but each overhead octet can be individually selected as either internally generated or sourced from the SI-Bus interface by the bits in the PTHINS register.

The Path Overhead checks for end-to-end communication integrity. The Section and Line Overhead must be terminated before the Path Overhead can be accessed. Table 2-19 lists the transmit and receive functions of the Path Overhead.

**Table 2-19. Path Overhead Transmit and Receive Functions**

Byte	Transmit	Receive
J1	00 hex or 64-byte trace buffer	Monitor Rx trace buffer, interrupt on change
B3	Calculated, error insertion	Checked, errors counted
C2	From the TXC2 register	Compared to PROVC2
G1	Path FEBE, RDI inserted	Checked, errors counted, status

**2.4.4.1 J1** The Path Trace byte, J1, is a circular 64-byte buffer, carrying the Path Trace message, so that a receiving Path Terminating Equipment (PTE) can verify continued connection to the transmitting PTE. This buffer overwrites when full. This byte is set to 00h as the default. If TXPTH bit 7 is set high, then the J1 byte will contain a 64-byte circular message extracted from the TXPTHBUF RAM space. If PTHINSL bit 7 is high, then J1 will contain the contents as received on the SI-Bus interface regardless of the settings of other control bits affecting J1.

The J1 byte is captured into a 64-byte circular buffer that is readable from the microprocessor interface. A maskable interrupt (PTHINT bit 0) is generated when the incoming message differs from the previous buffer contents.

**2.4.4.2 B3** The Path BIP-8 byte, B3, is allocated for path error monitoring. Errors are reported in RXPTH bit 4 and counted in B3CNT. The counter length is 16 bits so that saturation does not occur during a one-second latching interval. B3 carries the BIP-8 calculation for path error monitoring as the default. If TXPTH bit 6 is set high, the B3 byte will contain 00h. If PTHINSH bit 3 is set high, the normal B3 byte value (by calculation or 00h as determined by TXPTH bit 6) will be XORed with the value contained in the ERRPAT register before transmission. If PTHINSL bit 6 is high, then B3 will contain the contents as received on the SI-Bus interface regardless of the settings of other control bits affecting B3 (except error insertion will work on any B3 source).

B3 BIP counts are disabled during LOS, LOF, AIS-L, AIS-P, LOP-P, or Uneq-P conditions.

**2.4.4.3 C2** The Path Signal label byte, C2, identifies the type of payload being received. C2 carries the value from the SI-Bus as the default. If PTHINSL bit 5 is high, then C2 will contain the contents as received on the SI-Bus interface.

The C2 byte is latched into the RXC2 register after consistent values are received for 5 consecutive frames. The received value is compared to the provisioned value programmed into the PROVC2 register to monitor for PLM-P and Uneq-P alarms. PLM-P and Uneq-P are reported in RXPTH bits 2 and 1, respectively.

Payload Label Mismatch (PLM-P) is reported in RXPTH bit 2 when the received C2 value indicates a different payload specific functionality than that provisioned in the PROVC2 register. PLM-P is terminated upon detection of Uneq-P.

Path Unequipped (Uneq-P) is reported in RXPTH bit 1 when the received C2 value indicates unequipped (00h) and the PROVC2 register contains an equipped functionality code.

**2.4.4.4 G1** The Path Status byte, G1, is used to convey path terminating status and performance monitoring information back to an originating STS PTE. Errors are reported in RXPTH bit 3 and counted in RPCNT. The counter length is 16 bits so that saturation does not occur during a one-second latching interval. G1 is also monitored for RDI-P errors. RDI-P errors are reported in RXPTH bit 5. G1 contains the REI-P and RDI-P values in response to incoming B3 BIP errors and path alarms as the default. If TXPTH bit 5 is low, G1 bits 1–4 will contain 0000. If PTHINSH bit 2 is written high, the contents of the ERRPAT bits 7–4 will be transmitted in G1 bits 1–4 for one frame. If PTHINSL bit 4 is high, then G1 will contain the contents as received on the SI-Bus interface regardless of the settings of other control bits affecting G1.

Path RDI (RDI-P) is reported in RXPTH bit 5 according to the following table. The RDI bits from the G1 byte are latched into the RXRDI register when a consistent new value is received for 10 consecutive frames.

**Table 2-20. G1 bit Interpretation**

G1 bits 5, 6, 7	Interpretation
000, 011, 001	No RDI-P defect
100, 111	One-bit RDI-P defect
010	ERDI-P payload defect
101	ERDI-P server defect
110	ERDI-P connectivity defect

RDI-P can be generated either automatically or manually. Automatic generation is the default (TXPTH bit 0 high). G1 bits 5, 6, 7 contain the RDI-P indications; the contents are shown in the table below in order of generation priority.

REI-P counts are disabled during LOS, LOF, AIS-L, AIS-P, LOP-P, Uneq-P, or RDI-P (101 or 110).

**Table 2-21. G1 bit Indications**

AutoRDI-P	Trigger	G1 bits 5, 6, 7
1	LOS, LOF, AIS-L, AIS-P, LOP-P	101 for a minimum of 20 frames.
1	UNEQ-P	110 for a minimum of 20 frames.
1	PLM-P	010 for a minimum of 20 frames.
1	No defects	001 for a minimum of 20 frames.

**2.4.4.5 F2** The F2 byte is allocated for user communication purposes between STS Path terminating NEs. F2 is set to the value contained in the TXF2 register. If PTHINSL bit 3 is high, then F2 will contain the contents as received on the SI-Bus interface.

The F2 byte is latched in to the RXF2 register for processor access. A maskable interrupt (PNTRINT bit 3) is generated when the incoming F2 byte differs consistently from the current value for 3 consecutive frames.

**2.4.4.6 H4** The H4 byte is allocated for use as a mapping-specific indicator byte. H4 is set to 00h as the default. If PTHINSL bit 2 is high, then H4 will contain the contents as received on the SI-Bus interface.

The H4 byte from the first STS-1 position can be replicated into the second and third STS-1 positions when the data is transferred downstream.

**2.4.4.7 F3 (Z3)** The F3 (Z3) byte is allocated for future growth, and is set to the value of the TXF3 register. If PTHINSL bit 1 is high, then F3 will contain the contents as received on the SI-Bus interface.

The F3 (Z3) byte is latched in to the RXF3 register for processor access. A maskable interrupt (PNTRINT bit 2) is generated when the incoming F3 byte differs consistently from the current value for 3 consecutive frames.

**2.4.4.8 K3 (Z4)** The K3 (Z4) byte is allocated for future growth, and is set to the value of the TXK3 register. If PTHINSL bit 0 is high, then K3 will contain the contents as received on the SI-Bus interface.

The K3 (Z4) byte is latched in to the RXK3 register for processor access. A maskable interrupt (PNTRINT bit 1) is generated when the incoming K3 byte differs consistently from the current value for 3 consecutive frames.

**2.4.4.9 N1 (Z5)** The N1 (Z5) byte is allocated for Tandem Connection Maintenance and the Path Data Channel, and is set to the value of the TXN1 register. If PTHINSH bit 6 is high, then N1 bits 1–4 will contain the incoming B3 error count value from the receiver (or signal fail indication) for use with tandem connections. If PTHINSH bit 7 is high, then N1 bits 1–4 will contain the contents as received on the SI-Bus interface. If bits 7 and 6 are high, then N1 bits 1–4 will contain 1111. If PTHINSH bit 5 is high, then N1 bits 5–8 will contain the contents as received on the SI-Bus interface.

The N1(Z5) byte is latched in to the RXN1 register each frame for processor access. Bits 1–4 are also monitored for ISF status and tandem connection error counts. A maskable interrupt (PNTRINT bit 0) is generated when ISF (IEC=1111) is detected or when a tandem error count is detected.

### 2.4.5 Custom Extensions

Several of the control register bits in the CX29600 register map are for specific applications when CX29600 is used with the Broadband Access Mapper (BAM) device. These bits may be of use in other applications but may also generate operation that does not conform to SONET standards. This is not a problem when used with BAM, since BAM is a termination device and thus the non-standard data contained is only visible between CX29600 and BAM. The BAM-specific bits are listed below:

- DOWNALM bit 2—copies the H1/H2 pointer bytes from the first STS-1 position to the second and third STS-1 positions. This is used to provide the pointer information to independent BAM slices that observe data in the second and third STS-1 positions since they do not have visibility of the first position pointer. An example of this is the VC-4 to TUG-3 mapping for SDH. The H4 byte is also copied in the same manner when this bit is set. This feature is disabled by default.
- DOWNALM bit 1—allows generation of AIS-P downstream upon reception of PLM-P or Uneq-P. Usually downstream AIS-P is generated only upon reception of LOP-P. BAM performs path conditioning and generates upstream alarms for PLM-P and Uneq-P the same as when it receives AIS-P or LOP-P. Generating this downstream alarm in CX29600 removes the requirement of separate notification to BAM of reception of PLM-P or Uneq-P since BAM has the capability to detect AIS-P. This feature is disabled by default.

### 2.4.6 SONET Frame Scrambler

Each SONET Network Element (NE) is required to have the capability to derive the clock timing from the incoming line interface signal. All transmitted line interface signals are timed from this clock. Therefore, it is important to maintain the ones density in the data stream to ensure enough data transitions for robust clock recovery. The technique commonly used with modems, called scrambling and descrambling, is used in SONET to make the data appear to be more random.

This process uses a frame synchronous scrambler with a sequence length of 127, operating at the line rate. The generating polynomial is  $x^7 + x^6 + 1$ . The scrambler is reset to 1111111 on the most-significant bit of the J1 byte. This bit and all the subsequent bits to be scrambled are added, modulo 2, to the output from the  $x^7$  position of the scrambler. Everything but the first row of the section overhead is scrambled.

Set bit 7 in register TXSEC to disable transmitter frame scrambling. Set bit 1 in register TXSEC to send all zeros after scrambling.

Set bit 3 in register DOWNALM to disable receiver frame scrambling.



## 2.5 Microprocessor Interface

### 2.5.1 Interface Modes

The CX29600 microprocessor interface can operate in one of two modes. The Mindspeed EBUS mode is normally selected when the device is used in applications with the CX29503/CX29513 and the CX28500/CX28560. The EBUS mode has a multiplexed address and data bus, and separate read and write control signals. See Table 1-4 for the interface signal descriptions. Read and write cycle timing diagrams are shown in [Figures 5-5](#) and [5-6](#).

The MPC860 interface mode allows easy glueless connectivity to a Motorola MPC860 style interface. This interface has separate address and data lines with a single read/write signal. Table 1-4 describes the interface signal descriptions. [Figures 5-5](#) and [5-6](#) illustrate the read and write cycle timing.

### 2.5.2 Status and Control

Several registers provide status and control information to the microprocessor. Status information includes interrupts, counters, and generic functional status. Control information includes configuration and real-time control, according to the specific function of each control register. There are two types of status input: live and latched. Live status provides the current status of the device. Latched status is used for rapidly changing states in order to capture information until it can be read.

The CX29600 contains general purpose status and control functions, such as a master reset, output status, and device part number and revision. The software-controlled master reset, GEN register (0x00) bit 0, restarts all device functions and sets the control and status registers to their default values. The OUTSTAT register (0x02) provides a means for controlling external devices via the OutStat pins. It is enabled by setting the StatPinMode (bit 2) of the GEN register (0x00). The VER register (0x03) uniquely identifies the device and revision level.

### 2.5.3 Counters

The CX29600 counters are used to record events within the device. There are two types of events: error events, such as Section BIP errors, and transmission events.

Counters which are composed of more than one register must be accessed by reading the least significant byte first. This guarantees that the value contained in each component register accurately reflects the composite counter value at the time the least significant byte was read. This is important because the counter may be updated while the component registers are being read.

Each counter is large enough to accommodate the maximum number of events that may occur within a one-second interval. The counters are cleared after being read. Therefore, if the counters are read every second, the application receives an accurate recording of all event occurrences.

## 2.5.4 One-second Latching

Mindspeed's implementation of one-second latching assures the integrity of the statistics being gathered by the network management software. Internal statistics counters can be latched at one-second intervals, which are synchronized to the OneSecIn pin. Therefore, the data read from the statistic counters represents the same "one second" of real-time data, independent of network management software timing.

The CX29600 implements one-second latching for both status signals and counter values. When EnStatLat (bit 5) in the GEN register is written to a logic 1, a read from any of the status registers will return the state of the device at the time of the previous OneSecIn pin assertion. When the EnCntrLat bit (4) in the GEN register is written to a logic 1, a read from any of the counters returns the state of the device at the time of the previous OneSecIn pin assertion. Every second, the counter is read, moved to the latch, and cleared.

The OneSecIn pin is intended to be asserted at one-second intervals. This can be achieved by connecting the OneSecIn pin to the OneSecOut pin. The OneSecOut signal is derived from the 8kHzIn pin. This signal is asserted for one 8kHzIn clock period, every 8,000 8kHzIn periods. If 8kHzIn is being driven by an 8 kHz clock, the OneSecOut signal is asserted every second.

**NOTE:** When latching is disabled and a counter is wider than one byte, the LSB should be read first, which will retain the values of the other bytes for a subsequent read.

## 2.5.5 Interrupts

The status registers and corresponding interrupt/enable registers for the receiver are listed in [Table 2-22](#).

**Table 2-22. Receiver Registers**


Status Register	Interrupt Indication Register	Interrupt Enable Register
—	SUMINT	ENSUMINT
—	PORTINT	ENPORTINT
RXSEC	SECINT	ENSEC
RXLIN	LININT	ENLIN
RXAPS	APSINT	ENAPS
RXPTH_n	PTHINT_n	ENPTH_n
PNTRSTAT_n	PNTRINT_n	ENPNTR_n

Each status register bit has a corresponding interrupt bit in the interrupt register and an enable bit in the enable register. The status register shows the current condition of the circuit. Some of the bits are latched to show that an event occurred since the register was last read. Other bits show the current condition of an alarm or state. The differences are noted in the register descriptions.

All of the interrupt register bits are latched indications that a transition occurred on the corresponding status bit. Interrupt indications are cleared when the indication register is read. Each interrupt indication bit has an enable bit in the enable register. The enable bit must be set high to allow that interrupt to appear on the MInt\* output. The state of the enable control does not affect operation of the indication or status bits; only whether those indications are allowed to appear on the output pin.

The output enable for the MInt\* pin is found in GEN bit 4. In addition to the individual status/interrupt bits, a summary interrupt register indicates the source register of the interrupt and a top-level summary interrupt register indicates whether the interrupt was from the transceiver circuit or from the one-second latching circuit. Each of these indications has a corresponding enable. [Figure 2-17](#) illustrates the interrupt hierarchy.

Figure 2-17. Interrupt Hierarchy



**NOTE(S):**

- (1) For clarity, only one Path Pointer is shown. See the Data Sheet for addresses.
- (2) Schematic relationship between the status registers, enable registers, and interrupt registers. For clarity, only one is shown.

The CX29600’s interrupt indications can be classified as either single-event or dual-event. A single-event interrupt is triggered by a status assertion. A dual-event interrupt is triggered by either a status assertion or deassertion. Both types of interrupts are further described in the following examples.

**Single-event interrupt** When a signal-fail event occurs, an interrupt is generated on the SigFail bit in the RXAPS register. This bit is cleared when read.

**Dual-event interrupt** When an LOS occurs, the SigDetInt bit in the SECINT register is set to 1. This bit is cleared when the register is read. Once the signal is recovered, the SigDetInt bit is set to 1 again, generating another interrupt.

All interrupt bits have a corresponding enable bit. This allows software to disable or mask interrupts as required.

### 2.5.5.1 Interrupt Suppression During Error Conditions

A single, low level error condition can generate numerous false interrupts. For example, a LOS condition results in almost all other interrupts being set, even though only the LOS condition needs to be addressed by software. To help simplify the software interrupt routines, the CX29600 automatically suppresses higher-level interrupt when the errors shown in [Table 2-23](#) occur.

**Table 2-23. Interrupt Suppression during Error Conditions**

Register	Interrupts	Suppressed during:							
		LOS	LOF	AIS-L	AIS-P	LOP-P	RDI-L	Uneq-P	RDI-P
SECINT	B1Err	3							
	SecTrace	3							
LININT	K1K2	3	3	3			3		
	RDI-L	3	3	3					
	B2Err	3	3	3					
	REI-L	3	3	3			3		
	S1	3	3	3					
	Z1	3	3	3					
	Z2	3	3	3					
APSINT	PSBF	3	3	3					
	SigFail	3	3	3					
	SigDegrade	3	3	3					
PTHINT_n	RDI-P	3	3	3	3	3			
	B3Err	3	3	3	3	3		3	
	REI-P	3	3	3	3	3		3	3
	PLM-P	3	3	3	3	3			
	Uneq-P	3	3	3	3	3			
	PthTrace	3	3	3	3	3			
PNTRINT_n	RxNDF	3	3	3	3	3			
	RxIncr	3	3	3	3	3			
	RxDecr	3	3	3	3	3			
	RxNewPtr	3	3	3	3	3			
	F2	3	3	3	3	3			
	F3	3	3	3	3	3			
	K3	3	3	3	3	3			

## 2.6 SI-Bus Interface

This section describes the system interface the CX29600 uses. This interface can transfer payload data derived from either SONET or SDH data streams. The SONET terminology for various rates and formats is used with the corresponding SDH terminology following in parenthesis.

### 2.6.1 Description

The SI-Bus transfers three complete, interleaved STS-1s with three separate start of frame syncs.

The SI-Bus interface is capable of full-duplex, bi-directional transmission of SONET(SDH) data between a CX29600 device and several slave devices. By definition, receive data flows from the CX29600 to the slave and transmit data flows from the slave to the CX29600. Clocks and alignment controls flow from the CX29600 to the slave in both the transmit and receive directions.

It operates at the nominal octet data rate of 19.44 MHz and has a continuous clock. Transmit and Receive 51.84 MHz clocks are generated for slave devices that require STS-1 bit rate clocks.

## 2.6.2 Signals

Tables 2-24 and 2-25 summarize the signals required to implement the SI-Bus interface. There are a total of 26 signals required to implement each SI-Bus interface.

**Table 2-24. Signal Definition for Transmit Interface**

Signal	Description
TxHSClk	The clock signal is generated by the CX29600 and supplied to the slave. Nominal rate is 51.84 MHz.
TxCk	The clock signal is generated by the CX29600 and supplied to the slave. Nominal rate is 19.44 MHz.
TxData[7:0]	The 8-bit data path for transmit data from the slave device to the CX29600 device. TxData[7] is the MSB, TxData[0] is the LSB. Data is provided in response to the TxCk signal.
TxStart	The start signal, which is generated by the CX29600, indicates the start of frame for the STS-1 frame.
TxPrty	Data path parity. The TxPrty parity bit serves as the odd parity bit calculated over TxData[7:0].  $\text{TxPrty} \approx (\text{TxData}[7] \wedge \text{TxData}[6] \wedge \text{TxData}[5] \wedge \text{TxData}[4] \wedge \text{TxData}[3] \wedge \text{TxData}[2] \wedge \text{TxData}[1] \wedge \text{TxData}[0])$ <p>where <math>\wedge</math> is the XOR operator.</p>

**Table 2-25. Signal Definition for Receive Interface**

Signal	Description
RxHSClk	The clock signal is generated by the CX29600 and supplied to the slave. Nominal rate is 51.84 MHz. This clock is derived from the incoming line timing for the OC3 data stream.
RxCk	The clock signal is generated by the CX29600 and supplied to the slave. Nominal rate is 19.44 MHz. This clock is derived from the incoming line timing for the OC3 data stream.
RxData[7:0]	The 8-bit data path for receive data from the CX29600 device to the slave device. RxData[7] is the MSB, RxData[0] is the LSB. Data is provided synchronously with the RxCk signal.
RxStart[3:1]	The start signals indicate the start of frame for STS-1 numbers 3, 2, and 1, respectively.
RxPrty	Data path parity. The RxPrty parity bit serves as the odd parity bit calculated over RxData[7:0].  $\text{RxPrty} \approx (\text{RxData}[7] \wedge \text{RxData}[6] \wedge \text{RxData}[5] \wedge \text{RxData}[4] \wedge \text{RxData}[3] \wedge \text{RxData}[2] \wedge \text{RxData}[1] \wedge \text{RxData}[0])$ <p>where <math>\wedge</math> is the XOR operator.</p>


## 2.6.3 Operation

The following sections describe the operation of the transmit and receive interfaces, which can connect three slave devices, capable of processing multiple (or single) STS-1 data streams, to a single CX29600.

### 2.6.3.1 Clock Operation

The octet transfer rate across the SI-Bus interface is 19.44 MHz in each direction synchronous with TxClk and RxClk. Also, the TxHSClk and RxHSClk provided on the interface are 51.84 MHz, which eliminates the need for clock multiplication in the slave device. The high speed clocks are not used by the interface for data transfer/sampling but are used in the slave devices for deriving sub-STs-1 payload clocks. Figure 2-18 illustrates the relationship of the clock and data transfers relative to the 155.52 MHz line rate clock for the STS-3. The TxHSClk and RxHSClk signals present on the SI-Bus interface are 51.84 MHz clocks derived from the 155.52 MHz line clocks as a divide-by-three. The octet clocks TxClk and RxClk are 19.44 MHz clocks derived from the 155.52 MHz line clocks as a divide-by-eight.

**Figure 2-18. SI-Bus Clock Relationships**





**2.6.3.2 Basic Operation**

Data transfer can be between three slave devices (or a multi-channel slave device) and the CX29600 and involves the transfer of three interleaved STS-1 frames across the data bus. The Start signals indicate the beginning of the STS-1 frame (A1 octet) and are one octet clock in duration. [Figure 2-19](#) illustrates an STS-1 frame.

**Figure 2-19. Unit of Transfer (3 Interleaved STS-1 Frames)**






Figure 2-20 illustrates the interconnection between the CX29600 and four CX29503 devices.

Figure 2-20. SI-Bus Mode Interface to CN29503



**Transmit Interface**


The CX29600 device generates TxHSClk, TxClk, and TxStart signals to control the slave device. The slave device responds with TxData and TxPrty in their appropriate time slots. The CX29600 device samples TxData and TxPrty on the rising edge of TxClk and provides TxStart synchronously with the rising edge of TxClk. Figure 2-21 illustrates these data relationships. The CX29600 device expects to sample the A1 octet position (first octet of the STS frame) on the clock edge (2) after the TxStart signal is provided (edge 1). The CX29600 device samples data on every TxClk edge, with 2430 clock edges defining the 3 interleaved STS-1 frames. Each slave device responds on every third TxClk edge and is three-stated during the intervening two TxClk cycles. Each slave has a predetermined time slot in which it is expected to respond relative to the rising edge of the TxStart signal. The CX29600 device generates the correct Transport Overhead and ignores data from the slave during overhead timeslots. Content of the Path Overhead positions is dependent on the CX29600/slave implementations. The TxPrty signal is not shown but should follow the same relationship as TxData. A multi-channel capable slave does not have to three-state the data bus between channels and can drive interleaved data continuously onto the bus.

**Figure 2-21. Mode Transmit Signal Relationship**

100518\_020

**Receive Interface** The CX29600 device generates RxHSClk, RxClk, RxStart[3:1], and RxData signals to control the slave device. The RxStart[3:1] and RxData signals are provided synchronously with the rising edge of RxClk. **Figure 2-22** illustrates these data relationships. Each RxStart signal indicates the position of the A1 octet in the STS-1 frame that corresponds to its number. RxStart[1] indicates the A1 position in the first STS-1 frame, RxStart[2] indicates the A1 position in the second STS-1 frame, and RxStart[3] indicates the A1 position in the third STS-1 frame. Each slave device samples data on every third clock relative to the rising edge of its RxStart signal. One RxClk edge is present for each of the 2430 octets in the 3 interleaved STS-1 frames. The RxPrty signal is not shown but has the same relationship as RxData. Slaves should ignore data during the overhead timeslots.

**Figure 2-22. Mode Receive Signal Relationship**




## 2.7 TTL/PECL Interface

The LSigDet pin on the CX29600 line interface can be driven by TTL or PECL drivers. The CX29600 can be connected directly to a TTL interface without external components. When using a single-ended PECL interface, the input signal must be centered around  $V_{sref}$  as shown in Table 5-18.

A typical LIU/PECL interface is shown in Figure 2-23. This block diagram assumes a 3.3 V LIU. Resistors R1 and R2 are used set the low-level input voltage,  $V_{il}$ , going to the CX29600. The values shown set  $V_{il}$  at 2.019 V, which is well below the minimum required by the CX29600. If an external driver/buffer is used, it must provide a current return path to  $V_{DD}$  to reduce noise issues.

**Figure 2-23. Single-ended PECL Diagram**



### 2.7.1 PECL Bias Network

The CX29600 can utilize a new PECL bias network as shown in [Figure 2-24](#). This simplifies board layout by eliminating the pull-up resistors used in previous PECL interfaces. The CX29600 is backward compatible with legacy layouts as shown in [Appendix A](#).

All PECL traces must be treated as transmission lines. Therefore, standard high-speed practices must be followed:

- Keep traces as short as reasonable.
- Do not allow traces to cross discontinuities in the ground/power planes.
- Use separate Power and Ground planes.
- Terminate all inputs and outputs as described above.
- Place the terminating resistors as close to the destination IC as possible.
- Do not route signal traces through the board through vias.
- Check that each IC has two high-quality RF bypass capacitors that are at least an order of magnitude apart; e.g., 200 pF and 0.1 μF.
- Avoid 90 degree turns in trace routing.
- Ensure that the trace width results in a line impedance that matches the input impedance of the load. Trace width can be calculated from the following equation:

$$w = \left( 7.745 \times h \times e^{-\left[ \frac{\sqrt{e_r + 1.41} \times Z_0}{87} \right]} \right) \frac{t}{0.8}$$

where:

w = trace width

$Z_0$  = characteristic line impedance


h = board thickness (not including copper layers)

t = thickness of copper layers

$e_r$  = relative dielectric constant of the board

Using the generic values  $Z_0 = 50 \Omega$ ,  $h = 0.060$ ,  $t = 0.0015$  and  $e_r = 4.8$  results in a width (w) of 0.11 inches.

**Figure 2-24. PECL Bias Network**



100518\_032


## 2.8 Loopback Modes

Loopbacks are diagnostic tools used to verify the data path. The CX29600 has two loopback modes: Line Loopback (which checks the line between a remote device and the PHY) and Source Loopback (which checks that the host (the SI-Bus) is communicating with the PHY).

### 2.8.1 Line Loopback

Line loopback is enabled or disabled in bit 0 of the CLKREC register. When Line loopback is enabled, all incoming data on the Receive Line Interface is retransmitted out the Transmit Line Interface. The received data is also passed through the PHY's normal path to be output on the SI-Bus interface.

Figure 2-25. Line Loopback Diagram



### 2.8.2 Source Loopback

Source loopback is enabled and disabled in bit 1 the CLKREC register. When source loopback is enabled, all data transmitted by the CX29600 is also looped back through the Receive Line Interface. Data from the LIU is ignored.

Figure 2-26. Source Loopback Diagram





Figure 2-27. Line Loopback—Receive



500243\_002b



Figure 2-28. Line Loopback—Transmit





Figure 2-29. Local Source Loopback—Receive



500243\_002c

Figure 2-30. Local Source Loopback—Transmit






Figure 2-31. Source Loopback—Receive



500243\_002a

Figure 2-32. Source Loopback—Transmit



500243\_001d



## 3.0 Applications


---

The CX29600 is targeted for network edge applications where SONET OC-3 or SDH STM-1 traffic is terminated for STS-1 payload processing. The CX29600 provides glueless connectivity to Mindspeed's CX29513 Broadband Access Multiplexer on the system side. For HDLC processing applications, Mindspeed's CX28560 interfaces to the CX29513 and the CX29600 for processing of 2,047 HDLC channels. Typical applications are illustrated in [Figure 3-1](#).

### 3.1 OC-3/STM-1 Path Termination for HDLC Application

In the OC-3/STM-1 application, one CX29513 Broadband Access Multiplexer is used with a single OC-3 channel of the CX29600 SONET/SDH Multiplexer and one CX28560 2,047 Channel HDLC controller. This application allows for a termination of tributary signals down to DS1/E1.

Figure 3-1. OC-3/STM-1 Full DS0/E0 Channelization Application



500243\_006







# 4.0 Registers

---

## 4.1 Memory Map

The CX29600 memory space consists of 2048 bytes divided into 2 sections as shown in [Table 4-1](#).

**Table 4-1. Port Register Address Sections**

Address	Description
0x000-00D	General Control/Status Registers
0x010-170	STS-3 Port Control/Status Registers

Addresses not listed in [Table 4-2](#) are currently not defined and should be treated as reserved for future use. Write operations to reserved addresses should not be performed and reads from reserved addresses produce undefined results.

Multi-byte registers (primarily counters) should be read least significant byte first to ensure proper latching of the count values during the read operation.

## Section and Path Buffers

The section and path trace circular buffers each consist of 64 bytes arranged as a circular buffer accessible from a single read/write address. Each circular buffer is independent of the others. An internal, mod-64 address counter increments for each read/write operation to a particular circular buffer. Thus, 64 consecutive writes to the same address fills the buffer and returns to the starting address. The 64-byte J0 and J1 transmit circular buffers are implemented with a 16-bit wide internal buffer, **therefore two writes to the TXSECBUF or TXPTHBUF registers must be executed before the entire 16-bits is written to the internal buffers.** Reading the section and path buffers 64 consecutive times produces the current contents of the entire buffer and returns you to the starting address. The mod-64 address counters are set to 0 via reset; otherwise, the read/write position in the buffer is indeterminate. This does not matter in operation of the trace messages, however, since they do not have a particular start/end relationship to the SONET/SDH frame structure.

## Register Map

**Table 4-2. Processor Memory Map (1 of 12)**

Address	Name	Type	OneSec Latching	Description	Page Number
0x000	GEN	R/W	—	General Control Register	<a href="#">page 4-28</a>
0x002	BUSMODE	R/W	—	SI-Bus Mode Control Register	<a href="#">page 4-17</a>
0x003	PWRDWN	R/W	—	Powerdown/Tristate Control Register	<a href="#">page 4-40</a>
0x004	ENSUMINT	R/W	—	Summary Interrupt Mask Control Register	<a href="#">page 4-26</a>
0x005	SUMINT	R	—	Summary Interrupt Indication Register	<a href="#">page 4-56</a>
0x006	VERSION	R	—	Part Number/Version Status Register	<a href="#">page 4-68</a>
0x007	TESTMODE	R/W	—	Test Mode for Counters	<a href="#">page 4-56</a>
0x008	WINDOW_L	R/W	—	CDR window register (low byte)	<a href="#">page 4-69</a>
0x009	WINDOW_H	R/W	—	CDR window register (high byte)	<a href="#">page 4-69</a>
0x00A	WINHYST1_L	R/W	—	CDR hysteresis (low byte)	<a href="#">page 4-69</a>
0x00B	WINHYST1_H	R/W	—	CDR hysteresis (high byte)	<a href="#">page 4-69</a>
0x00C	WINHYST2_L	R/W	—	CDR hysteresis (low byte)	<a href="#">page 4-70</a>
0x00D	WINHYST2_H	R/W	—	CDR hysteresis (high byte)	<a href="#">page 4-70</a>
0x00E			—	Reserved	
0x00F			—	Reserved	
0x010	CNTMODE	R/W	—	Counter Mode Control Register	<a href="#">page 4-20</a>
0x011	STATUS	R/W	—	Status Output Control Register	<a href="#">page 4-54</a>
0x012			—	Reserved	
0x013	CLKRECPD	R/W	—	Clock Recovery/Power Down Control Register	<a href="#">page 4-19</a>
0x014	CLKREC	R/W	—	Clock Recovery/Loopback Control Register	<a href="#">page 4-18</a>
0x015	ERRINS	R/W	—	Error Insertion Control Register	<a href="#">page 4-27</a>
0x016	ERRPAT	R/W	—	Error Pattern Control Register	<a href="#">page 4-27</a>
0x017	PRBS	R/W	—	Pseudo-Random Bit Sequence Control Register	
0x018	ENPORTINT	R	—	Summary Port Interrupt Mask Control Register	<a href="#">page 4-24</a>
0x019	PORTINT	R	—	Summary Port Interrupt Indication Register	<a href="#">page 4-34</a>
0x01A			—	Reserved	
0x01B			—	Reserved	
0x01C	TXSEC	R/W	—	Transmit Section Overhead Control Register	<a href="#">page 4-66</a>
0x01D	TXLIN	R/W	—	Transmit Line Overhead Control Register	<a href="#">page 4-61</a>

Table 4-2. Processor Memory Map (2 of 12)

Address	Name	Type	OneSec Latching	Description	Page Number
0x01E	APSTHRESH	R/W	—	APS Threshold Control Register	<a href="#">page 4-14</a>
0x01F	DOWNALM	R/W	—	Downstream Alarm Control Register	<a href="#">page 4-21</a>
0x020			—	Reserved	
0x021			—	Reserved	
0x022			—	Reserved	
0x023			—	Reserved	
0x024	TXF1	R/W	—	Transmit F1 Overhead Control Register	<a href="#">page 4-58</a>
0x025	TXK1	R/W	—	Transmit K1 Overhead Control Register	<a href="#">page 4-60</a>
0x026	TXK2	R/W	—	Transmit K2 Overhead Control Register	<a href="#">page 4-60</a>
0x027	TXS1	R/W	—	Transmit S1 Overhead Control Register	<a href="#">page 4-65</a>
0x028	TXZ1b	R/W	—	Transmit Z1b Overhead Control Register	<a href="#">page 4-66</a>
0x029	TXZ1c	R/W	—	Transmit Z1c Overhead Control Register	<a href="#">page 4-67</a>
0x02A	TXZ2a	R/W	—	Transmit Z2a Overhead Control Register	<a href="#">page 4-67</a>
0x02B	TXZ2b	R/W	—	Transmit Z2b Overhead Control Register	<a href="#">page 4-68</a>
0x02C	TXZ2c	R/W	—	Transmit Z2c Overhead Control Register	<a href="#">page 4-68</a>
0x02D	RXF1	R	—	Receive F1 Overhead Status Register	<a href="#">page 4-44</a>
0x02E	RXK1	R	—	Receive K1 Overhead Status Register	<a href="#">page 4-46</a>
0x02F	RXK2	R	—	Receive K2 Overhead Status Register	<a href="#">page 4-47</a>
0x030	RXS1	R	—	Receive S1 Overhead Status Register	<a href="#">page 4-51</a>
0x031	RXZ1b	R	—	Receive Z1b Overhead Status Register	<a href="#">page 4-52</a>
0x032	RXZ1c	R	—	Receive Z1c Overhead Status Register	<a href="#">page 4-53</a>
0x033	RXZ2a	R	—	Receive Z2a Overhead Status Register	<a href="#">page 4-53</a>
0x034	RXZ2b	R	—	Receive Z2b Overhead Status Register	<a href="#">page 4-53</a>
0x035	RXZ2c	R	—	Receive Z2c Overhead Status Register	<a href="#">page 4-53</a>
0x036				Reserved	
0x037				Reserved	
0x038	ENSEC	R/W	—	Receive Section Interrupt Mask Control Register	<a href="#">page 4-26</a>
0x039	ENLIN	R/W	—	Receive Line Interrupt Mask Control Register	<a href="#">page 4-22</a>
0x03A	ENAPS	R/W	—	APS Interrupt Mask Control Register	<a href="#">page 4-22</a>
0x03B				Reserved	
0x03C	SECINT	R	—	Receive Section Interrupt Indication Status Register	<a href="#">page 4-54</a>

Table 4-2. Processor Memory Map (3 of 12)

Address	Name	Type	OneSec Latching	Description	Page Number
0x03D	LININT	R	—	Receive Line Interrupt Indication Status Register	<a href="#">page 4-29</a>
0x03E	APSINT	R	—	APS Interrupt Indication Status Register	<a href="#">page 4-14</a>
0x03F				Reserved	
0x040				Reserved	
0x041				Reserved	
0x042				Reserved	
0x043				Reserved	
0x044	RXSEC	R	Status	Receive Section Overhead Status Register	<a href="#">page 4-52</a>
0x045	RXLIN	R	Status	Receive Line Overhead Status Register	<a href="#">page 4-48</a>
0x046	RXAPS	R	Status	Receive APS Status Register	<a href="#">page 4-43</a>
0x047				Reserved	
0x048	SEFCNT	R	Counters	Severely Errored Frame Event Counter	<a href="#">page 4-54</a>
0x049				Reserved	
0x04A				Reserved	
0x04B				Reserved	
0x04C	B1CNTL	R	Counters	Section BIP Error Counter (low byte)	<a href="#">page 4-15</a>
0x04D	B1CNTH	R	Counters	Section BIP Error Counter (high byte)	<a href="#">page 4-15</a>
0x04E				Reserved	
0x04F				Reserved	
0x050	B2CNTL	R	Counters	Line BIP Error Counter (low byte)	<a href="#">page 4-16</a>
0x051	B2CNTM	R	Counters	Line BIP Error Counter (mid byte)	<a href="#">page 4-16</a>
0x052	B2CNTH	R	Counters	Line BIP Error Counter (high byte)	<a href="#">page 4-15</a>
0x053				Reserved	
0x054	RLCNTL	R	Counters	REI-L Error Counter (low byte)	<a href="#">page 4-41</a>
0x055	RLCNTM	R	Counters	REI-L Error Counter (mid byte)	<a href="#">page 4-41</a>
0x056	RLCNTH	R	Counters	REI-L Error Counter (high byte)	<a href="#">page 4-40</a>
0x057				Reserved	
0x058	TXSECBUF	R/W	—	Transmit Section Trace Circular Buffer	<a href="#">page 4-66</a>
0x059				Reserved	
0x05A				Reserved	
0x05B				Reserved	
0x05C	RXSECBUF	R/W	—	Receive Section Trace Circular Buffer	<a href="#">page 4-52</a>
0x05D				Reserved	

Table 4-2. Processor Memory Map (4 of 12)

Address	Name	Type	OneSec Latching	Description	Page Number
0x05E				Reserved	
0x05F				Reserved	
0x080	TXPNTR-1	R/W	—	Pointer Control Register for Path 1	<a href="#">page 4-63</a>
0x081	TXPTH-1	R/W	—	Transmit Overhead Control Register for Path 1	<a href="#">page 4-64</a>
0x082	PTHINSL-1	R/W	—	Overhead Insertion Control Register (low byte) for Path 1	<a href="#">page 4-37</a>
0x083	PTHINSH-1	R/W	—	Overhead Insertion Control Register (high byte) for Path 1	<a href="#">page 4-37</a>
0x084	PROVC2-1	R/W	—	Provisioned C2 Control Register for Path 1	<a href="#">page 4-36</a>
0x085	TXC2-1	R/W	—	Transmit C2 Overhead Control Register for Path 1	<a href="#">page 4-57</a>
0x086	TXF2-1	R/W	—	Transmit F2 Overhead Control Register for Path 1	<a href="#">page 4-59</a>
0x087	TXF3-1	R/W	—	Transmit F3 Overhead Control Register for Path 1	<a href="#">page 4-59</a>
0x088	TXK3-1	R/W	—	Transmit K3 Overhead Control Register for Path 1	<a href="#">page 4-61</a>
0x089	TXN1-1	R/W	—	Transmit N1 Overhead Control Register for Path 1	<a href="#">page 4-62</a>
0x08A				Reserved	
0x08B				Reserved	
0x08C	ENPTH-1	R/W	—	Receive Interrupt Mask Control Register for Path 1	<a href="#">page 4-25</a>
0x08D	ENPNTR-1	R/W	—	Pointer Interrupt Mask Control Register for Path 1	<a href="#">page 4-22</a>
0x08E				Reserved	
0x08F				Reserved	
0x090	PTHINT-1	R	—	Receive Interrupt Indication Status Register for Path 1	<a href="#">page 4-39</a>
0x091	PNTRINT-1	R	—	Pointer Interrupt Indication Status Register for Path 1	<a href="#">page 4-31</a>
0x092				Reserved	
0x093				Reserved	
0x094	RXPTH-1	R	Status	Receive Overhead Status Register for Path 1	<a href="#">page 4-50</a>
0x095	RXPNTR-1	R	—	Receive H1H2 Pointer Value Status Register for Path 1	<a href="#">page 4-49</a>
0x096	PNTRSTAT-1	R	Status bits 4–7	Receive H1H2 Pointer Action Status Register for Path 1	<a href="#">page 4-33</a>

Table 4-2. Processor Memory Map (5 of 12)

Address	Name	Type	OneSec Latching	Description	Page Number
0x097				Reserved	
0x098	RXC2-1	R	—	Receive C2 Overhead Status Register for Path 1	<a href="#">page 4-43</a>
0x099	RXF2-1	R	—	Receive F2 Overhead Status Register for Path 1	<a href="#">page 4-44</a>
0x09A	RXF3-1	R	—	Receive F3 Overhead Status Register for Path 1	<a href="#">page 4-45</a>
0x09B	RXK3-1	R	—	Receive K3 Overhead Status Register for Path 1	<a href="#">page 4-47</a>
0x09C	RXN1-1	R	—	Receive N1 Overhead Status Register for Path 1	<a href="#">page 4-48</a>
0x09D	RXRDI-1	R	—	Receive RDI-P Status Register for Path 1	<a href="#">page 4-51</a>
0x09E				Reserved	
0x09F				Reserved	
0x0A0	B3CNTL-1	R	Counters	BIP Error Counter (low byte) for Path 1	<a href="#">page 4-17</a>
0x0A1	B3CNTH-1	R	Counters	BIP Error Counter (high byte) for Path 1	<a href="#">page 4-16</a>
0x0A2	RPCNTL-1	R	Counters	REI-P Error Counter (low byte) for Path 1	<a href="#">page 4-42</a>
0x0A3	RPCNTH-1	R	Counters	REI-P Error Counter (high byte) for Path 1	<a href="#">page 4-42</a>
0x0A4	TCCNTL-1	R	Counters	Tandem Conn. Error Counter (low byte) for Path 1	<a href="#">page 4-57</a>
0x0A5	TCCNTH-1	R	Counters	Tandem Conn. Error Counter (high byte) for Path 1	<a href="#">page 4-57</a>
0x0A6				Reserved	
0x0A7	NDFCNT-1	R	Counters	New Data Flag Counter for Path 1	<a href="#">page 4-29</a>
0x0A8	PJCNTL-1	R	Counters	Positive Justification Counter (low byte) for Path 1	<a href="#">page 4-31</a>
0x0A9	PJCNTH-1	R	Counters	Positive Justification Counter (high byte) for Path 1	<a href="#">page 4-30</a>
0x0AA	NJCNTL-1	R	Counters	Negative Justification Counter (low byte) for Path 1	<a href="#">page 4-30</a>
0x0AB	NJCNTH-1	R	Counters	Negative Justification Counter (high byte) for Path 1	<a href="#">page 4-30</a>
0x0AC	TXPTHBUF-1	R/W	—	Transmit Trace Circular Buffer for Path 1	<a href="#">page 4-65</a>
0x0AD				Reserved	
0x0AE				Reserved	
0x0AF				Reserved	
0x0B0	RXPTHBUF-1	R/W	—	Receive Trace Circular Buffer for Path 1	<a href="#">page 4-51</a>



Table 4-2. Processor Memory Map (6 of 12)

Address	Name	Type	OneSec Latching	Description	Page Number
0x0B1				Reserved	
0x0B2				Reserved	
0x0B3				Reserved	
0x0C0	TXPNTR-2	R/W	—	Pointer Control Register for Path 2	<a href="#">page 4-63</a>
0x0C1	TXPTH-2	R/W	—	Transmit Overhead Control Register for Path 2	<a href="#">page 4-64</a>
0x0C2	PTHINSL-2	R/W	—	Overhead Insertion Control Register (low byte) for Path 2	<a href="#">page 4-37</a>
0x0C3	PTHINSH-2	R/W	—	Overhead Insertion Control Register (high byte) for Path 2	<a href="#">page 4-37</a>
0x0C4	PROVC2-2	R/W	—	Provisioned C2 Control Register for Path 2	<a href="#">page 4-36</a>
0x0C5	TXC2-2	R/W	—	TransmitC2 Overhead Control Register for Path 2	<a href="#">page 4-57</a>
0x0C6	TXF2-2	R/W	—	Transmit F2 Overhead Control Register for Path 2	<a href="#">page 4-59</a>
0x0C7	TXF3-2	R/W	—	Transmit F3 Overhead Control Register for Path 2	<a href="#">page 4-59</a>
0x0C8	TXK3-2	R/W	—	Transmit K3 Overhead Control Register for Path 2	<a href="#">page 4-61</a>
0x0C9	TXN1-2	R/W	—	Transmit N1 Overhead Control Register for Path 2	<a href="#">page 4-62</a>
0x0CA				Reserved	
0x0CB				Reserved	
0x0CC	ENPTH-2	R/W	—	Receive Interrupt Mask Control Register for Path 2	<a href="#">page 4-25</a>
0x0CD	ENPNTR-2	R/W	—	Pointer Interrupt Mask Control Register for Path 2	<a href="#">page 4-22</a>
0x0CE				Reserved	
0x0CF				Reserved	
0x0D0	PTHINT-2	R	—	Receive Interrupt Indication Status Register for Path 2	<a href="#">page 4-39</a>
0x0D1	PNTRINT-2	R	—	Pointer Interrupt Indication Status Register for Path 2	<a href="#">page 4-31</a>
0x0D2				Reserved	
0x0D3				Reserved	
0x0D4	RXPTH-2	R	Status	Receive Overhead Status Register for Path 2	<a href="#">page 4-50</a>
0x0D5	RXPNTR-2	R	—	Receive H1H2 Pointer Value Status Register for Path 2	<a href="#">page 4-49</a>

Table 4-2. Processor Memory Map (7 of 12)

Address	Name	Type	OneSec Latching	Description	Page Number
0x0D6	PNTRSTAT-2	R	Status bits 4–7	Receive H1H2 Pointer Action Status Register for Path 2	<a href="#">page 4-33</a>
0x0D7				Reserved	
0x0D8	RXC2-2	R	—	Receive C2 Overhead Status Register for Path 2	<a href="#">page 4-43</a>
0x0D9	RXF2-2	R	—	Receive F2 Overhead Status Register for Path 2	<a href="#">page 4-44</a>
0x0DA	RXF3-2	R	—	Receive F3 Overhead Status Register for Path 2	<a href="#">page 4-45</a>
0x0DB	RXK3-2	R	—	Receive K3 Overhead Status Register for Path 2	<a href="#">page 4-47</a>
0x0DC	RXN1-2	R	—	Receive N1 Overhead Status Register for Path 2	<a href="#">page 4-48</a>
0x0DD	RXRDI-2	R	—	Receive RDI-P Status Register for Path 2	<a href="#">page 4-51</a>
0x0DE				Reserved	
0x0DF				Reserved	
0x0E0	B3CNTL-2	R	Counters	BIP Error Counter (low byte) for Path 2	<a href="#">page 4-17</a>
0x0E1	B3CNTH-2	R	Counters	BIP Error Counter (high byte) for Path 2	<a href="#">page 4-16</a>
0x0E2	RPCNTL-2	R	Counters	REI-P Error Counter (low byte) for Path 2	<a href="#">page 4-42</a>
0x0E3	RPCNTH-2	R	Counters	REI-P Error Counter (high byte) for Path 2	<a href="#">page 4-42</a>
0x0E4	TCCNTL-2	R	Counters	Tandem Conn. Error Counter (low byte)	<a href="#">page 4-57</a>
0x0E5	TCCNTH-2	R	Counters	Tandem Conn. Error Counter (high byte) for Path 2	<a href="#">page 4-57</a>
0x0E6				Reserved	
0x0E7	NDFCNT-2	R	Counters	New Data Flag Counter for Path 2	<a href="#">page 4-29</a>
0x0E8	PJCNTL-2	R	Counters	Positive Justification Counter (low byte) for Path 2	<a href="#">page 4-31</a>
0x0E9	PJCNTH-2	R	Counters	Positive Justification Counter (high byte) for Path 2	<a href="#">page 4-30</a>
0x0EA	NJCNTL-2	R	Counters	Negative Justification Counter (low byte) for Path 2	<a href="#">page 4-30</a>
0x0EB	NJCNTH-2	R	Counters	Negative Justification Counter (high byte) for Path 2	<a href="#">page 4-30</a>
0x0EC	TXPTHBUF-2	R/W	—	Transmit Trace Circular Buffer for Path 2	<a href="#">page 4-65</a>
0x0ED				Reserved	
0x0EE				Reserved	
0x0EF				Reserved	

Table 4-2. Processor Memory Map (8 of 12)

Address	Name	Type	OneSec Latching	Description	Page Number
0x0F0	RXPETHBUF-2	R/W	—	Receive Trace Circular Buffer for Path 2	<a href="#">page 4-51</a>
0x0F1				Reserved	
0x0F2				Reserved	
0x0F3				Reserved	
0x100	TXPNTR-3	R/W	—	Pointer Control Register for Path 3	<a href="#">page 4-63</a>
0x101	TXPTH-3	R/W	—	Transmit Overhead Control Register for Path 3	<a href="#">page 4-64</a>
0x102	PTHINSL-3	R/W	—	Overhead Insertion Control Register (low byte) for Path 3	<a href="#">page 4-37</a>
0x103	PTHINSH-3	R/W	—	Overhead Insertion Control Register (high byte) for Path 3	<a href="#">page 4-37</a>
0x104	PROVC2-3	R/W	—	Provisioned C2 Control Register for Path 3	<a href="#">page 4-36</a>
0x105	TXC2-3	R/W	—	Transmit C2 Overhead Control Register for Path 3	<a href="#">page 4-57</a>
0x106	TXF2-3	R/W	—	Transmit F2 Overhead Control Register for Path 3	<a href="#">page 4-59</a>
0x107	TXF3-3	R/W	—	Transmit F3 Overhead Control Register for Path 3	<a href="#">page 4-59</a>
0x108	TXK3-3	R/W	—	Transmit K3 Overhead Control Register for Path 3	<a href="#">page 4-61</a>
0x109	TXN1-3	R/W	—	Transmit N1 Overhead Control Register for Path 3	<a href="#">page 4-62</a>
0x10A				Reserved	
0x10B				Reserved	
0x10C	ENPTH-3	R/W	—	Receive Interrupt Mask Control Register for Path 3	<a href="#">page 4-25</a>
0x10D	ENPNTR-3	R/W	—	Pointer Interrupt Mask Control Register for Path 3	<a href="#">page 4-22</a>
0x10E				Reserved	
0x10F				Reserved	
0x110	PTHINT-3	R	—	Receive Interrupt Indication Status Register for Path 3	<a href="#">page 4-39</a>
0x111	PNTRINT-3	R	—	Pointer Interrupt Indication Status Register for Path 3	<a href="#">page 4-31</a>
0x112				Reserved	
0x113				Reserved	
0x114	RXPETH-3	R	Status	Receive Overhead Status Register for Path 3	<a href="#">page 4-50</a>

Table 4-2. Processor Memory Map (9 of 12)

Address	Name	Type	OneSec Latching	Description	Page Number
0x115	RXPNTR-2	R	—	Receive H1H2 Pointer Value Status Register for Path 3	<a href="#">page 4-49</a>
0x116	PNTRSTAT-2	R	Status bits 4–7	Receive H1H2 Pointer Action Status Register for Path 3	<a href="#">page 4-33</a>
0x117				Reserved	
0x118	RXC2-2	R	—	Receive C2 Overhead Status Register for Path 3	<a href="#">page 4-43</a>
0x119	RXF2-2	R	—	Receive F2 Overhead Status Register for Path 3	<a href="#">page 4-44</a>
0x11A	RXF3-2	R	—	Receive F3 Overhead Status Register for Path 3	<a href="#">page 4-45</a>
0x11B	RXK3-2	R	—	Receive K3 Overhead Status Register for Path 3	<a href="#">page 4-47</a>
0x11C	RXN1-2	R	—	Receive N1 Overhead Status Register for Path 3	<a href="#">page 4-48</a>
0x11D	RXRDI-2	R	—	Receive RDI-P Status Register for Path 3	<a href="#">page 4-51</a>
0x11E				Reserved	
0x11F				Reserved	
0x120	B3CNTL-3	R	Counters	BIP Error Counter (low byte) for Path 3	<a href="#">page 4-17</a>
0x121	B3CNTH-3	R	Counters	BIP Error Counter (high byte) for Path 3	<a href="#">page 4-16</a>
0x122	RPCNTL-3	R	Counters	REI-P Error Counter (low byte) for Path 3	<a href="#">page 4-42</a>
0x123	RPCNTH-3	R	Counters	REI-P Error Counter (high byte) for Path 3	<a href="#">page 4-42</a>
0x124	TCCNTL-3	R	Counters	Tandem Conn. Error Counter (low byte) for Path 3	<a href="#">page 4-57</a>
0x125	TCCNTH-3	R	Counters	Tandem Conn. Error Counter (high byte) for Path 3	<a href="#">page 4-57</a>
0x126				Reserved	
0x127	NDFCNT-3	R	Counters	New Data Flag Counter for Path 3	<a href="#">page 4-29</a>
0x128	PJCNTL-3	R	Counters	Positive Justification Counter (low byte) for Path 3	<a href="#">page 4-31</a>
0x129	PJCNTH-3	R	Counters	Positive Justification Counter (high byte) for Path 3	<a href="#">page 4-30</a>
0x12A	NJCNTL-3	R	Counters	Negative Justification Counter (low byte) for Path 3	<a href="#">page 4-30</a>
0x12B	NJCNTH-3	R	Counters	Negative Justification Counter (high byte) for Path 3	<a href="#">page 4-30</a>
0x12C	TXPTHBUF-3	R/W	—	Transmit Trace Circular Buffer for Path 3	<a href="#">page 4-65</a>
0x12D				Reserved	

Table 4-2. Processor Memory Map (10 of 12)

Address	Name	Type	OneSec Latching	Description	Page Number
0x12E				Reserved	
0x12F				Reserved	
0x130	RXPTHBUF-3	R/W	—	Receive Trace Circular Buffer for Path 3	<a href="#">page 4-51</a>
0x131				Reserved	
0x0132				Reserved	
0x133				Reserved	
0x134				Reserved	
0x135				Reserved	
0x136				Reserved	
0x137				Reserved	
0x140	TXPNTR-4	R/W	—	Pointer Control Register for Path 4	<a href="#">page 4-63</a>
0x141	TXPTH-4	R/W	—	Transmit Overhead Control Register for Path 4	<a href="#">page 4-64</a>
0x142	PTHINSL-4	R/W	—	Overhead Insertion Control Register (low byte) for Path 4	<a href="#">page 4-37</a>
0x143	PTHINSH-4	R/W	—	Overhead Insertion Control Register (high byte) for Path 4	<a href="#">page 4-37</a>
0x144	PROVC2-4	R/W	—	Provisioned C2 Control Register for Path 4	<a href="#">page 4-36</a>
0x145	TXC2-4	R/W	—	Transmit C2 Overhead Control Register for Path 4	<a href="#">page 4-57</a>
0x146	TXF2-4	R/W	—	Transmit F2 Overhead Control Register for Path 4	<a href="#">page 4-59</a>
0x147	TXF3-4	R/W	—	Transmit F3 Overhead Control Register for Path 4	<a href="#">page 4-59</a>
0x148	TXK3-4	R/W	—	Transmit K3 Overhead Control Register for Path 4	<a href="#">page 4-61</a>
0x149	TXN1-4	R/W	—	Transmit N1 Overhead Control Register for Path 4	<a href="#">page 4-62</a>
0x14A				Reserved	
0x14B				Reserved	
0x14C	ENPTH-4	R/W	—	Receive Interrupt Mask Control Register for Path 4	<a href="#">page 4-25</a>
0x14D	ENPNTR-4	R/W	—	Pointer Interrupt Mask Control Register for Path 4	<a href="#">page 4-22</a>
0x14E				Reserved	
0x14F				Reserved	

Table 4-2. Processor Memory Map (11 of 12)

Address	Name	Type	OneSec Latching	Description	Page Number
0x150	PTHINT-4	R	—	Receive Interrupt Indication Status Register for Path 4	<a href="#">page 4-39</a>
0x151	PNTRINT-4	R	—	Pointer Interrupt Indication Status Register for Path 4	<a href="#">page 4-31</a>
0x152				Reserved	
0x153				Reserved	
0x154	RXPTH-4	R	Status	Receive Overhead Status Register for Path 4	<a href="#">page 4-50</a>
0x155	RXPNTR-4	R	—	Receive H1H2 Pointer Value Status Register for Path 4	<a href="#">page 4-49</a>
0x156	PNTRSTAT-4	R	Status bits 4–7	Receive H1H2 Pointer Action Status Register for Path 4	<a href="#">page 4-33</a>
0x157				Reserved	
0x158	RXC2-4	R	—	Receive C2 Overhead Status Register for Path 4	<a href="#">page 4-43</a>
0x159	RXF2-4	R	—	Receive F2 Overhead Status Register for Path 4	<a href="#">page 4-44</a>
0x15A	RXF3-4	R	—	Receive F3 Overhead Status Register for Path 4	<a href="#">page 4-45</a>
0x15B	RXK3-4	R	—	Receive K3 Overhead Status Register for Path 4	<a href="#">page 4-47</a>
0x15C	RXN1-4	R	—	Receive N1 Overhead Status Register for Path 4	<a href="#">page 4-48</a>
0x15D	RXRDI-4	R	—	Receive RDI-P Status Register for Path 4	<a href="#">page 4-51</a>
0x15E				Reserved	
0x15F				Reserved	
0x160	B3CNTL-4	R	Counters	BIP Error Counter (low byte) for Path 4	<a href="#">page 4-17</a>
0x161	B3CNTH-4	R	Counters	BIP Error Counter (high byte) for Path 4	<a href="#">page 4-16</a>
0x162	RPCNTL-4	R	Counters	REI-P Error Counter (low byte) for Path 4	<a href="#">page 4-42</a>
0x163	RPCNTH-4	R	Counters	REI-P Error Counter (high byte) for Path 4	<a href="#">page 4-42</a>
0x164	TCCNTL-4	R	Counters	Tandem Conn. Error Counter (low byte) for Path 4	<a href="#">page 4-57</a>
0x165	TCCNTH-4	R	Counters	Tandem Conn. Error Counter (high byte) for Path 4	<a href="#">page 4-57</a>
0x166				Reserved	
0x167	NDFCNT-4	R	Counters	New Data Flag Counter for Path 4	<a href="#">page 4-29</a>
0x168	PJCNTL-4	R	Counters	Positive Justification Counter (low byte) for Path 4	<a href="#">page 4-31</a>

**Table 4-2. Processor Memory Map** (12 of 12)

Address	Name	Type	OneSec Latching	Description	Page Number
0x169	PJCNTNTH-4	R	Counters	Positive Justification Counter (high byte) for Path 4	<a href="#">page 4-30</a>
0x16A	NJCNTL-4	R	Counters	Negative Justification Counter (low byte) for Path 4	<a href="#">page 4-30</a>
0x16B	NJCNTNTH-4	R	Counters	Negative Justification Counter (high byte) for Path 4	<a href="#">page 4-30</a>
0x16C	TXPTHBUF-4	R/W	—	Transmit Trace Circular Buffer for Path 4	<a href="#">page 4-65</a>
0x16D				Reserved	
0x16E				Reserved	
0x16F				Reserved	
0x170	RXPTHBUF-4	R/W	—	Receive Trace Circular Buffer for Path 4	<a href="#">page 4-51</a>

**NOTE:** The registers in the following pages are presented in alphabetical order.

## APSINT (APS/Pointer Interrupt Indication Status Register)

hex address: 0x03E

The APSINT register indicates that a change of status has occurred within its affiliated status signals.

Bit	Default	Name	Description
7-3	00000	—	Reserved, set to zero.
2	x	PSBFInt <sup>1</sup>	This bit indicates a Protection Switch Byte Failure interrupt has occurred.
1	x	SigFailInt <sup>1</sup>	This bit indicates a Signal Fail interrupt has occurred.
0	x	SigDegradeInt <sup>1</sup>	This bit indicates a Signal Degrade interrupt has occurred.
<sup>(1)</sup> Dual event interrupt—either a positive or negative transition on the corresponding status bit causes this interrupt to occur. Reading the interrupt register clears the interrupt.			

## APSTHRESH (APS Threshold Control Register)

hex address: 0x01E

The APSTHRESH register sets the threshold value for Signal Fail and Signal Degrade Alarm generation. Bits 7–4 are the signal fail threshold exponent (default =  $10^{-3}$ ) and bits 3–0 are the signal degrade threshold exponent (default =  $10^{-6}$ ). The valid is from three to nine; values less than three can be treated equal to three, values greater than nine can be treated as nine.

Bit	Default	Name	Description
7-4	0011	SFThresh[3:0]	Threshold exponent value for setting signal failed status—default is $10^{-3}$ .
3-0	0110	SDThresh[3:0]	Threshold exponent value for setting signal degraded status—default is $10^{-6}$ .



**B1CNTH (Section BIP Error Counter [High Byte])**

hex address: 0x04D

The B1CNTH counter tracks the number of Section BIP errors.

Bit	Default	Name	Description
7-0	xxh	B1Cnt[15:8]	Section BIP error counter high byte.

**B1CNTL (Section BIP Error Counter [Low Byte])**

hex address: 0x04C

The B1CNTL counter tracks the number of Section BIP errors.

Bit	Default	Name	Description
7-0	xxh	B1Cnt[7:0]	Section BIP error counter low byte.

**B2CNTH (Line BIP Error Counter [High Byte])**

hex address: 0x052

The B2CNTH counter tracks the number of Line BIP errors.

Bit	Default	Name	Description
7-4	—	—	Reserved.
3-0	xxh	B2Cnt[19:16]	Line BIP error counter high byte.

**B2CNTL (Line BIP Error Counter [Low Byte])**

hex address: 0x050

The B2CNTL counter tracks the number of Line BIP errors.

Bit	Default	Name	Description
7-0	xxh	B2Cnt[7:0]	Line BIP error counter low byte.

**B2CNTM (Line BIP Error Counter [Mid Byte])**

hex address: 0x051

The B2CNTM counter tracks the number of Line BIP errors.

Bit	Default	Name	Description
7-0	xxh	B2Cnt[15:8]	Line BIP error counter mid byte.

**B3CNTH (Path BIP Error Counter [High Byte])**

hex address:

<b>Path 1</b>	0x0A1
<b>Path 2</b>	0x0E1
<b>Path 3</b>	0x121
<b>Path 4</b>	0x161

The B3CNTH counter tracks the number of Path BIP errors.

Bit	Default	Name	Description
7-0	xxh	B3Cnt[15:8]	Path BIP error counter high byte

**B3CNTL (Path BIP Error Counter [Low Byte])**

hex address:

<b>Path 1</b>	0x0A0
<b>Path 2</b>	0x0E0
<b>Path 3</b>	0x120
<b>Path 4</b>	0x160

The B3CNTL counter tracks the number of Path BIP errors. a payload defect.

Bit	Default	Name	Description
7-0	xxh	B3Cnt[7:0]	Path BIP error counter low byte.

**BUSMODE (SI-Bus Mode Control Register)**

The BUSMODE register controls the operating mode of the SI-Bus. Must be set to 0xAA for proper operation of the device

hex address: 0x002

Bit	Default	Name	Description
7-6	—	—	Reserved.
5-4	—	—	Reserved.
3-2	—	—	Reserved.
1-0	10	BusMode1[1:0]	Determines the operating mode of SI-Bus interface 1. Must be set to 10.

**CLKREC (Clock Recovery/Loopback Control Register)**

hex address: 0x014

The CLKREC register controls the clock recovery and loopback testing capabilities of the device.

Bit	Default	Name	Description
7	0	InvTxClk	When written to 1, the Transmit Clock output is inverted.
6	0	InvRxClk	When written to 1, the receiver uses the falling edge of the Receive Clock input to sample data.
5	0	ExtClkRec	When written to 0, internal clock recovery is enabled. When written to 1, the internal clock recovery circuit is bypassed.
4-3	00	TxCkSel[1:0]	Transmit clock source selection. 00—synthesized from external 19.44 MHz reference 01—provided externally on LTXCLKINp/n input pins 10—sourced from recovered receive clock (loop timing) TxFrameIn = pin 11—sourced from recovered receive clock (loop timing) TxFrameIn = RxFrameOut. This is useful for DCC and E1/E2 byte loopback mode where the received section and line DCC and E1/E2 overhead bytes are inserted into the transmit frame.
2	0	TxDatSel	When written to 1, the recovered serial data from the CDR is looped back to the transmit LTxDatap/n outputs.
1	0	SrcLoop	When written to 1, Source Loopback is enabled. This loopback connects the line-side transmitter clock/data outputs to the line-side receiver clock/data inputs.
0	0	NELnLoop	When written to 1, Near End Line Loopback is enabled. This loopback connects the line-side receive PECL clock/data inputs to the line-side transmit PECL clock/data outputs.

**CLKRECPD (Clock Recovery/Power Down Control Register)**

hex address: 0x013

The CLKRECPD register controls the CDR powerdown logic and VCO clock select.

Bit	Default	Name	Description
7	0	VcoTstClk_sel	VCO test clock select 0—normal 1—LRxClk is selected.
6	0	LclSrcLoop	Enable local source loopback. In this mode the CDR is bypassed. The SONET/SDH transmit frame data is looped to the SONET/SDH receiver internally.
5	0	—	Reserved
4	0	PD_Data	Powerdown LTxDData buffer
3	1	PD_Clk	When written to 1, powerdown LTxCk buffer
2	0	PD_Ser	Powerdown serializer
1	0	PD_Des	Powerdown de-serializer
0	0	PD_CDR	Powerdown CDR

**CNTMODE (Counter Mode Control Register)**

hex address: 0x010

The CNTMODE register controls the controls the counter modes and enables one-second latching of status and counters.

Bit	Default	Name	Description
7	0	SecBIPCnt	When written to 0, the actual number of B1 BIP errors received are added to the respective error counter. When written to 1, B1 BIP errors received increment the respective error counter by 1 count for each errored frame.
6	0	LinBIPCnt	When written to 0, the actual number of B2 BIP errors received are added to the respective error counter. When written to 1, B2 BIP errors received increment the respective error counter by 1 count for each errored frame.
5	0	PthBIPCnt	When written to 0, the actual number of B3 BIP errors received are added to the respective error counter. When written to 1, B3 BIP errors received increment the respective error counter by 1 count for each errored frame.
4	0	LinREICnt	When written to 0, the actual number of REI-L errors received are added to the respective error counter. When written to 1, REI-L errors received increment the respective error counter by 1 count for each errored frame.
3	0	PthREICnt	When written to 0, the actual number of REI-P errors received are added to the respective error counter. When written to 1, REI-P errors received increment the respective error counter by 1 count for each errored frame.
2	0	EnStatLat	When written to 1, one-second status latching is enabled for all status registers. When written to 0, status registers are updated continuously.
1	0	EnCntrLat	When written to 1, one-second latching is enabled for all error counters. When written to 0, error count information is updated continuously.
0	0	—	Reserved, set to zero.

**DOWNALM (Downstream Alarm Control Register)**

hex address: 0x01F

The DOWNALM register controls the downstream AIS options, receive scrambler disable, and receive pointer replication.

Bit	Default	Name	Description
7	1	AutoDownAIS-L	When written to 1, automatic generation of downstream AIS-L is enabled. When written to 0, automatic generation is disabled.
6	1	AutoDownAIS-P1	When written to 1, automatic generation of downstream AIS-P for STS path 1 is enabled. When written to 0, automatic generation is disabled.
5	1	AutoDownAIS-P2	When written to 1, automatic generation of downstream AIS-P for STS path 2 is enabled. When written to 0, automatic generation is disabled.
4	1	AutoDownAIS-P3	When written to 1, automatic generation of downstream AIS-P for STS path 3 is enabled. When written to 0, automatic generation is disabled.
3	0	DisRxScr	When written to 1, the receive frame scrambler is disabled.
2	0	RptPntr	When written to 1, the H1, H2, and H4 bytes in the first STS-1 are replicated into the second and third STS-1 H1, H2, and H4 positions. When written to 0, the H1, H2, and H4 bytes in the second and third STS-1s are passed as received.
1	0	LabelAIS-P	When written to 1, downstream AIS-P is also generated on reception of PLM-P or Uneq-P. This bit controls all three STS-1s in this STS-3. When written to 0, AIS-P is generated only on reception of LOP-P.
0	1	AutoDownAIS-P4	When written to 1, automatic generation of downstream AIS-P for STS path 4 is enabled. When written to 0, automatic generation is disabled.

## ENAPS (APS Interrupt Mask Control Register)

hex address: 0x03A

The ENAPS register controls APS interrupt enables.

Bit	Default	Name	Description
7-3	00000	—	Reserved, set to zero.
2	0	EnPSBF	This bit enables the Protection Switch Byte Failure interrupt.
1	0	EnSigFail	This bit enables the Signal Fail interrupt.
0	0	EnSigDegrade	This bit enables the Signal Degrade interrupt.

## ENLIN (Receive Line Interrupt Mask Control Register)

hex address: 0x039

The ENLIN register controls line interrupt enables.

Bit	Default	Name	Description
7	0	EnK1K2	This bit enables the K1K2 interrupt.
6	0	EnAIS-L	This bit enables the AIS-L interrupt.
5	0	EnRDI-L	This bit enables the RDI-L interrupt.
4	0	EnB2Err	This bit enables the Line BIP Error interrupt.
3	0	EnREI-L	This bit enables the REI-L interrupt.
2	0	EnS1Intr	This bit enables the S1 byte change interrupt.
1	0	EnS1_UnstableIntr	This bit enables the S1_Unstable byte change interrupt.
0	0	EnZ1Z2Intr	This bit enables the Z1 or Z2 byte change interrupt.

## ENPNTR (Pointer Interrupt Mask Control Register)

hex address:

<b>Path 1</b>	0x08D
<b>Path 2</b>	0x0CD
<b>Path 3</b>	0x10D
<b>Path 4</b>	0x14D

The ENPNTR register controls the pointer interrupt enables.



Bit	Default	Name	Description
7	0	EnNDFInt	This bit enables the RxNDF interrupt.
6	0	EnIncrInt	This bit enables the RxIncr interrupt.
5	0	EnDecrInt	This bit enables the RxDecr interrupt.
4	0	EnNewPntrInt	This bit enables the NewPntr interrupt.
3	0	EnF2Int	This bit enables the F2 byte change interrupt.
2	0	EnF3Int	This bit enables the F3 byte change interrupt.
1	0	EnK3Int	This bit enables the K3 byte change interrupt.
0	0	EnISFInt	This bit enables the ISF Error interrupt.

**ENPORTINT (Summary Port Interrupt Mask Control Register)**

hex address: 0x018

The ENPORTINT register controls the summary port interrupt enables.

Bit	Default	Name	Description
7	0	EnSectionIntr	This bit is a global enable for SONET Section interrupt sources when set to 1.
6	0	EnLineIntr	This bit is a global enable for SONET Line interrupt sources when set to 1.
5	0	EnAPSIIntr	This bit is a global enable for APS/Pointer interrupt sources when set to 1.
4	0	EnPath1Intr	This bit is a global enable for SONET Path/Pointer 1 interrupt sources when set to 1.
3	0	EnPath2Intr	This bit is a global enable for SONET Path/Pointer 2 interrupt sources when set to 1.
2	0	EnPath3Intr	This bit is a global enable for SONET Path/Pointer 3 interrupt sources when set to 1.
1	0	EnPath4Intr	This bit is a global enable for SONET Path/Pointer 4 interrupt sources when set to 1.
0	0	EnSIParIntr	This bit enables the SI-Bus parity error interrupt.

**ENPTH (Receive Path Interrupt Mask Control Register)**

hex address:

<b>Path 1</b>	0x08C
<b>Path 2</b>	0x0CC
<b>Path 3</b>	0x10C
<b>Path 4</b>	0x14C

The ENPTH register controls receive path interrupt enables.

Bit	Default	Name	Description
7	0	EnLOP-P	This bit enables the LOP-P interrupt.
6	0	EnAIS-P	This bit enables the AIS-P interrupt.
5	0	EnRDI-P	This bit enables the RDI-P interrupt.
4	0	EnB3Err	This bit enables the Path BIP Error interrupt.
3	0	EnREI-P	This bit enables the REI-P interrupt.
2	0	EnPLM-P	This bit enables the PLM-P interrupt.
1	0	EnUneq-P	This bit enables the Uneq-P interrupt.
0	0	EnPthTrace	This bit enables the Path Trace interrupt.

## ENSEC (Receive Section Interrupt Mask Control Register)

hex address: 0x038

The ENSEC register controls section interrupt enables.

Bit	Default	Name	Description
7	0	EnSigDet	This bit enables the Signal Detect interrupt.
6	0	EnLOL	This bit enables the Loss of Lock interrupt.
5	0	EnLOS	This bit enables the Loss of Signal interrupt.
4	0	EnSEF	This bit enables the Out of Frame interrupt.
3	0	EnLOF	This bit enables the Loss of Frame interrupt.
2	0	EnB1Err	This bit enables the Section BIP Error interrupt.
1	0	EnSecTrace	This bit enables the Section Trace interrupt.
0	0	EnF1Intr	This bit enables the F1 byte change interrupt.

## ENSUMINT (Summary Interrupt Mask Control Register)

hex address: 0x004

The ENSUMINT register determines which of the interrupts listed in SUMINT are observed on MIntr\*.

Bit	Default	Name	Description
7-6	00	—	Reserved, set to zero.
5	0	EnPLLRefInt	Enables the PLL Reference status interrupt to appear on the MIntr* pin.
4	0	EnOneSecInt	Enables the One Second Interrupt to appear on the MIntr* pin.
3	—	—	Reserved.
2	—	—	Reserved.
1	—	—	Reserved.
0	0	EnPort1Int	This bit is a global enable for Port1 interrupt sources when set to 1.

## ERRINS (Error Insertion Control Register)

hex address: 0x015

The ERRINS register controls error insertion into various octets for diagnostic purposes. These bits are automatically cleared by internal circuitry after the indicated error insertion has taken place. Clearing takes precedence over a simultaneous write operation to this register.

Bit	Default	Name	Description
7	0	InsFrErr	When written to 1, this bit causes the last A1 byte to be inverted for 1 transmit frame. When written to 0, the A1 byte is not inverted.
6	0	InsB1Err	When written to 1, this bit causes the B1 BIP calculation to be XORed with the value in the ERRPAT register for 1 transmit frame.
5	0	InsB2Err1	When written to 1, this bit causes the B2-1 BIP calculation to be XORed with the value in the ERRPAT register for 1 transmit frame.
4	0	InsB2Err2	When written to 1, this bit causes the B2-2 BIP calculation to be XORed with the value in the ERRPAT register for 1 transmit frame.
3	0	InsB2Err3	When written to 1, this bit causes the B2-3 BIP calculation to be XORed with the value in the ERRPAT register for 1 transmit frame.
2	0	InsREI-L	When written to 1, this bit causes the contents of the ERRPAT register to be transmitted as the REI-L value in the M1 byte for 1 transmit frame.
1	0	InsPrbsErr	Force a prbs error to be generated by the PRBS generator.
0	0	—	Reserved, set to zero.

## ERRPAT (Error Pattern Control Register)

hex address: 0x016

The ERRPAT register provides the error pattern for the error insertion functions listed in the ERRINS register. Each bit in the error pattern register is XORed with the corresponding bit of the octet to be errored.

Bit	Default	Name	Description
7-0	00h	ErrPat[7:0]	Error pattern used by Error Insertion Control Register.

## GEN (General Control Register)

hex address: 0x000

The GEN register controls the receiver hold input pin, one-second latch enables, block mode error counting, status pin selection, and device reset.

Bit	Default	Name	Description
7	0	—	Reserved, set to zero.
6	0	FrmMode	When written to 0, the mode of operation is SONET. When written to 1, the mode of operation is SDH. This mode only affects Z0 insertion.
5	0	AU4Mode	When written to 0, the payload mapping is via AU-3. When written to 1, the payload mapping is via AU-4.
4	0	EnIntPin	When written to 1, the interrupt output pin Mint* is enabled. When written to 0, the interrupt output is three-stated.
3	0	TU3Mode	When written to 0, the payload mapping is via TUG-2. When written to 1, the payload mapping is via TU-3. <sup>1</sup>
2	0	CDRReset	Active high reset control to the CDR. Since the CDR is not reset by the chip reset pin, use this register to reset the CDR.
1	0	LogicReset	When written to 1, all internal state machines are held in reset mode but register contents are not affected.
0	0	MasterReset	When written to 1, all internal state machines are held in reset mode AND all control registers are set to their default values (except bit 0 in this register).
<p><b>NOTE(S):</b>  <sup>(1)</sup> This is only valid when mapping the payload in SDH and AU-4 modes.</p>			

## LININT (Receive Line Interrupt Indication Status Register)

hex address: 0x03D

The LININT register indicates that a change of status has occurred within its affiliated status signals.

Bit	Default	Name	Description
7	x	K1K2Int <sup>1</sup>	This bit indicates that a K1K2 interrupt has occurred.
6	x	AIS-LInt <sup>2</sup>	This bit indicates that an AIS-L interrupt has occurred.
5	x	RDI-LInt <sup>2</sup>	This bit indicates that an RDI-L interrupt has occurred.
4	x	B2ErrInt <sup>1</sup>	This bit indicates that a Line BIP Error interrupt has occurred.
3	x	REI-LInt <sup>1</sup>	This bit indicates that an REI-L interrupt has occurred.
2	x	S1Int <sup>1</sup>	This bit indicates that an S1 byte change interrupt has occurred.
1	x	S1_UnstableInt <sup>1</sup>	This bit indicates that a S1_Unstable byte change interrupt has occurred.
0	x	Z1Z2Int <sup>1</sup>	This bit indicates that a Z1 or Z2 byte change interrupt has occurred.

**NOTE(S):**

(1) Single event interrupt—only a positive transition on the corresponding status bit causes this interrupt to occur. Reading the interrupt register clears the interrupt.

(2) Dual event interrupt—either a positive or negative transition on the corresponding status bit causes this interrupt to occur. Reading the interrupt register clears the interrupt.

## NDFCNT (New Data Flag Counter)

hex address:

<b>Path 1</b>	0x0A7
<b>Path 2</b>	0x0E7
<b>Path 3</b>	0x127
<b>Path 4</b>	0x167

The NDFCNT counter implements the 8-bit New Data Flag Event Counter.

Bit	Default	Name	Description
7-0	xxh	NDFCnt[7:0]	New Data Flag Event Counter

**NJCNTH (Negative Pointer Justification Counter [High Byte])**

hex address:

<b>Path 1</b>	0x0AB
<b>Path 2</b>	0x0EB
<b>Path 3</b>	0x12B
<b>Path 4</b>	0x16B

The NJCNTH counter controls the high bits of the 11-bit Negative Pointer Justification Counter.

Bit	Default	Name	Description
7-3	—	—	Reserved, set to zero.
2-0	xxh	NJCnt[10:8]	Negative pointer justification counter high byte

**NJCNTL (Negative Pointer Justification Counter [Low Byte])**

hex address:

<b>Path 1</b>	0x0AA
<b>Path 2</b>	0x0EA
<b>Path 3</b>	0x12A
<b>Path 4</b>	0x16A

The NJCNTL counter controls the low byte of the 11-bit Negative Pointer Justification Counter.

Bit	Default	Name	Description
7-0	xxh	NJCnt[7:0]	Negative pointer justification counter low byte

**PJCNTH (Positive Pointer Justification Counter [High Byte])**

hex address:

<b>Path 1</b>	0x0A9
<b>Path 2</b>	0x0E9
<b>Path 3</b>	0x129
<b>Path 4</b>	0x169



The PJCNTH counter controls the high bits of the 11-bit Positive Pointer Justification Counter.

Bit	Default	Name	Description
7-3	—	—	Reserved, set to zero.
2-0	xxh	PJCnt[10:8]	Positive pointer justification counter high byte

### PJCNTL (Positive Pointer Justification Counter [Low Byte])

hex address:

Path 1	0x0A8
Path 2	0x0E8
Path 3	0x128
Path 4	0x168

The PJCNTL counter controls the low bits of the 11-bit Positive Pointer Justification Counter.

Bit	Default	Name	Description
7-0	xxh	PJCnt[7:0]	Positive pointer justification counter low byte

### PNTRINT (Pointer Interrupt Indication Status Register)

hex address:

Path 1	0x091
Path 2	0x0D1
Path 3	0x111
Path 4	0x151

The PNTRINT register indicates that a receive path pointer interrupt or other path interrupt has occurred.

Bit	Default	Name	Description
7	x	RxNDFInt <sup>1</sup>	This bit indicates that a RxNDF interrupt has occurred.
6	x	RxIncrInt <sup>1</sup>	This bit indicates that a RxIncr interrupt has occurred.
5	x	RxDecrInt <sup>1</sup>	This bit indicates that a RxDecr interrupt has occurred.
4	x	RxNewPntrInt <sup>1</sup>	This bit indicates that a RxNewPntr interrupt has occurred.
3	x	F2Int <sup>1</sup>	This bit indicates that an F2 byte change interrupt has occurred.

Bit	Default	Name	Description
2	x	F3Int <sup>1</sup>	This bit indicates that an F3 byte change interrupt has occurred.
1	x	K3Int <sup>1</sup>	This bit indicates that a K3 byte change interrupt has occurred.
0	x	ISFInt <sup>2</sup>	This bit indicates that an ISF interrupt has occurred.

**NOTE(S):**

(1) Single event interrupt—only a positive transition on the corresponding status bit causes this interrupt to occur. Reading the interrupt register clears the interrupt.

(2) Dual event interrupt—either a positive or negative transition on the corresponding status bit causes this interrupt to occur. Reading the interrupt register clears the interrupt.

**PNTRSTAT (Receive H1/H2 Pointer Action Status Register)**

hex address:

<b>Path 1</b>	0x096
<b>Path 2</b>	0x0D6
<b>Path 3</b>	0x116
<b>Path 4</b>	0x156

The PNTRSTAT register reports that the corresponding path event has occurred or is active.

Bit	Default	Name	Description
7	x	NDF <sup>1</sup>	This bit indicates that a pointer New Data Flag was received.
6	x	Incr <sup>1</sup>	This bit indicates that a pointer increment operation occurred.
5	x	Decr <sup>1</sup>	This bit indicates that a pointer decrement operation occurred.
4	x	NewPntr <sup>1</sup>	This bit indicates that a new pointer value w/o NDF was received.
3-2	xx	SS[1:0] <sup>2</sup>	These bits indicate the value of the receive pointer SS bits.
1-0	xx	RxPntr[9:8] <sup>2</sup>	These bits are the two MSBs of the receive pointer.

**NOTE(S):**  
<sup>(1)</sup> This status shows an event that has occurred since the register was last read.  
<sup>(2)</sup> This status reflects the current state of the circuit.

**PORTINT (Summary Port Interrupt Indication Register)**

hex address: 0x019

The PORTINT register reports that the respective section, line, path, or SI-Bus parity interrupt has occurred.

Bit	Default	Name	Description
7	x	SectionIntr	This bit indicates that a Section interrupt has occurred in this port.
6	x	LineIntr	This bit indicates that a Line interrupt has occurred in this port.
5	x	APSIIntr	This bit indicates that an APS interrupt has occurred in this port.
4	x	Path1Intr	This bit indicates that a Path/Pointer 1 interrupt has occurred in this port.
3	x	Path2Intr	This bit indicates that a Path/Pointer 2 interrupt has occurred in this port.
2	x	Path3Intr	This bit indicates that a Path/Pointer 3 interrupt has occurred in this port.
1		Path4Intr	This bit indicates that a Path/Pointer 4 interrupt has occurred in this port.
0	x	SIParIntr	This bit indicates that a parity error occurred on the receive SI-Bus interface for this port.

## PRBS (Pseudo-Random Bit Sequence Control Register)

hex address: 0x017

The PRBS register controls the transmit and receive PRBS generation/reception.

Bit	Default	Name	Description
7-2	0		Reserved, set to zero.
1	0	EnTxPrbs	Enable the PRBS generator in the Transmit SONET/SDH framer.
0	0	EnRxPrbs	Enable the PRBS checker in the Receive SONET/SDH framer.

**PROVC2 (Provisioned C2 Control Register)**

hex address:

<b>Path 1</b>	0x084
<b>Path 2</b>	0x0C4
<b>Path 3</b>	0x104
<b>Path 4</b>	0x144

The PROVC2 register sets the provisioned C2 value.

Bit	Default	Name	Description
7-0	01h	ProvC2[1:8]	Provisioned value for C2. This is the value compared to the received C2 value to determine PLM-P and UNEQ-P alarms.

**PTHINSH (Path Overhead Insertion Control Register [High Byte])**

hex address:

<b>Path 1</b>	0x083
<b>Path 2</b>	0x0C3
<b>Path 3</b>	0x103
<b>Path 4</b>	0x143

The PTHINSH register controls the Transmit Path Overhead octets.

Bit	Default	Name	Description
7-6	00	InsN1hi[1:0]	The N1 byte (high nibble) is generated as follows: 00—contains value from TXN1 bits 1–4 01—contains error count from incoming B3 byte for tandem conn. 10—contains value from SI-Bus 11—ISF value (1111) inserted in N1 high nibble and SPE conditioned.
5	0	InsN1lo	When written to 0, the N1 byte (low nibble) is the value from TXN1 bits 5–8. When written to 1, the N1 byte (low nibble) is accepted from the SI-Bus.
4	0	—	Reserved, set to zero.
3	0	InsB3Err <sup>1</sup>	When written to 1, this bit causes the B3 BIP calculation to be XORed with the value in the ERRPAT register for one transmit frame.
2	0	InsREI-P <sup>1</sup>	When written to 1, this bit causes the contents of ERRPAT bits 7–4 to be transmitted as the REI-P value in the G1 byte for one transmit frame.
1-0	00	—	Reserved, set to zero.
<b>NOTE(S):</b> <sup>(1)</sup> Internal circuitry clears these control bits after the indicated error insertion has taken place.			

**PTHINSL (Path Overhead Insertion Control Register [Low Byte])**

hex address:

<b>Path 1</b>	0x082
<b>Path 2</b>	0x0C2
<b>Path 3</b>	0x102
<b>Path 4</b>	0x142

The PTHINSL register controls the source of the transmit Path Overhead octets.

Bit	Default	Name	Description
7	0	InsJ1	When written to 0, the J1 byte is generated in the CX29600. When written to 1, the J1 byte is accepted from the SI-Bus.
6	0	InsB3	When written to 0, the B3 byte is generated in the CX29600. When written to 1, the B3 byte is accepted from the SI-Bus.
5	1	InsC2	When written to 0, the C2 byte is generated in the CX29600. When written to 1, the C2 byte is accepted from the SI-Bus.
4	0	InsG1	When written to 0, the G1 byte is generated in the CX29600. When written to 1, the G1 byte is accepted from the SI-Bus.
3	0	InsF2	When written to 0, the F2 byte is generated in the CX29600. When written to 1, the F2 byte is accepted from the SI-Bus.
2	1	InsH4	When written to 0, the H4 byte is generated in the CX29600. When written to 1, the H4 byte is accepted from the SI-Bus.
1	0	InsF3	When written to 0, the F3 byte is generated in the CX29600. When written to 1, the F3 byte is accepted from the SI-Bus.
0	0	InsK3	When written to 0, the K3 byte is generated in the CX29600. When written to 1, the K3 byte is accepted from the SI-Bus.



## PTHINT (Receive Path Interrupt Indication Status Register)

hex address:

<b>Path 1</b>	0x090
<b>Path 2</b>	0x0D0
<b>Path 3</b>	0x110
<b>Path 4</b>	0x150

The PTHINT register indicates that a change of status has occurred within its affiliated status signals.

Bit	Default	Name	Description
7	x	LOP-Pint <sup>2</sup>	This bit indicates that an LOP-P interrupt has occurred.
6	x	AIS-Pint <sup>2</sup>	This bit indicates that an AIS-P interrupt has occurred.
5	x	RDI-Pint <sup>2</sup>	This bit indicates that an RDI-P interrupt has occurred.
4	x	B3ErrInt <sup>1</sup>	This bit indicates that a Path BIP Error interrupt has occurred.
3	x	REI-Pint <sup>1</sup>	This bit indicates that an REI-P interrupt has occurred.
2	x	PLM-Pint <sup>2</sup>	This bit indicates that a PLM-P interrupt has occurred.
1	x	Uneq-Pint <sup>2</sup>	This bit indicates that an Uneq-P interrupt has occurred.
0	x	PthTraceInt <sup>1</sup>	This bit indicates that a Path Trace interrupt has occurred.

**NOTE(S):**

- (1) Single event interrupt—only a positive transition on the corresponding status bit causes this interrupt to occur. Reading the interrupt register clears the interrupt.
- (2) Dual event interrupt—either a positive or negative transition on the corresponding status bit causes this interrupt to occur. Reading the interrupt register clears the interrupt.

## PWRDWN (PowerDown/Three-State Control Register)

The PWRDWN register controls the powerdown of ports and SI-Bus three-stating.

hex address: 0x003

Bit	Default	Name	Description
7:5	—	—	Reserved.
4	0	BusTri0	When written to 0, SI-Bus interface 0 is operational. When written to 1, SI-Bus interface 0 is three-stated.
3:1	—	—	Reserved.
0	0	PowerDown1	When written to 1, Port 1 is placed into a power-down mode.

## RLCNTH (REI-L Error Counter [High Byte])

hex address: 0x056

High byte of the Line REI error counter.

Bit	Default	Name	Description
7-4	—	—	Reserved, set to zero.
3-0	xxh	RLCnt[19:16]	REI-L error counter high byte.

**RLCNTM (REI-L Error Counter [Mid Byte])**

hex address: 0x055

Mid byte of the Line REI error counter.

Bit	Default	Name	Description
7-0	xxh	RLCnt[15:8]	REI-L error counter mid byte.

**RLCNTL (REI-L Error Counter [Low Byte])**

hex address: 0x054

Low byte of the Line REI error counter.

Bit	Default	Name	Description
7-0	xxh	RLCnt[7:0]	REI-L error counter low byte.

**RPCNTH (REI-P Error Counter [High Byte])**

hex address:

<b>Path 1</b>	0x0A3
<b>Path 2</b>	0x0E3
<b>Path 3</b>	0x123
<b>Path 4</b>	0x163

High byte of the Path REI error counter.

Bit	Default	Name	Description
7-0	xxh	RPCnt[15:8]	REI-P error counter high byte.

**RPCNTL (REI-P Error Counter [Low Byte])**

hex address:

<b>Path 1</b>	0x0A2
<b>Path 2</b>	0x0E2
<b>Path 3</b>	0x122
<b>Path 4</b>	0x162

Low byte of the Path REI error counter.

Bit	Default	Name	Description
7-0	xxh	RPCnt[7:0]	REI-P error counter low byte.

## RXAPS (Receive APS Status Register)

hex address: 0x046

The RXAPS register contains status information for the receiver APS functions.

Bit	Default	Name	Description
7-3	00000	—	Reserved, set to zero.
2	x	PSBF <sup>1</sup>	This bit indicates a Protection Switch Byte Failure.
1	x	SigFail <sup>1</sup>	This bit indicates a Signal Fail condition.
0	x	SigDegrade <sup>1</sup>	This bit indicates a Signal Degrade condition.

<sup>(1)</sup> This status reflects the current state of the circuit.

## RXC2 (Receive C2 Path Overhead Status Register)

hex address:

<b>Path 1</b>	0x098
<b>Path 2</b>	0x0D8
<b>Path 3</b>	0x118
<b>Path 4</b>	0x158

The RXC2 register contains the received C2 Path Overhead byte. This byte identifies the construction and content of the STS-level SPE, and STS Path Defect Indication (PDI-P). PDI-P indicates to downstream equipment that there is a payload defect.

Bit	Default	Name	Description
7-0	xx	RxC2[1:8]	Receive value for the C2 Path Overhead byte.

**RXF1 (Receive F1 Section Overhead Status Register)**

hex address: 0x02D

The RXF1 register contains the received F1 Section Overhead byte. An F1INT in the SECINT is reported when this byte changes, if enabled. No integration is performed on this byte, so any change in the received by is reflected here.

Bit	Default	Name	Description
7-0	xxh	RxF1[1:8]	Receive value for the F1 Section Overhead byte.

**RXF2 (Receive F2 Path Overhead Status Register)**

hex address:

<b>Path 1</b>	0x099
<b>Path 2</b>	0x0D9
<b>Path 3</b>	0x119
<b>Path 4</b>	0x159

The RXF2 register contains the received F2 Path Overhead byte. An F2INT in the PNTRINT is reported when this byte changes, if enabled. No integration is performed on this byte, so any change in the received by is reflected here.

Bit	Default	Name	Description
7-0	xx	RxF2[1:8]	Receive value for the F2 Path Overhead byte.

**RXF3 (Receive Z3/F3 Path Overhead Status Register)**

hex address:

<b>Path 1</b>	0x09A
<b>Path 2</b>	0x0DA
<b>Path 3</b>	0x11A
<b>Path 4</b>	0x15A

The RXF3 register contains the received Z3/F3 Path Overhead byte. An F3INT in the PNTRINT is reported when this byte changes, if enabled. No integration is performed on this byte, so any change in the received by is reflected here.

Bit	Default	Name	Description
7-0	xx	RxF3[1:8]	Receive value for the Z3/F3 Path Overhead byte.

## RXFRMREF (Receive Frame Reference Control Register)

hex address: 0x020

The RXFRMREF register controls the receive rx8khz\_n clock outputs.

Bit	Default	Name	Description
7	0	RXFRMLOL_DIS	Prevents a LOL event from disabling the 8 kHz clock output.
6	0	RXFRMLOS_DIS	Prevents a LOS event from disabling the 8 kHz clock output.
5	0	RXFRMSEF_DIS	Prevents a SEF event from disabling the 8 kHz clock output.
4	0	RXFRMLOF_DIS	Prevents a LOF event from disabling the 8 kHz clock output.
3	0	RXFRMAISL_DIS	Prevents a AIS-L event from disabling the 8 kHz clock output.
2	0	RXFRMREF_DIS	Disables the rx8kz clock output.
1-0	00	RXFRMREF_SEL[1:0]	Selects the mode of the rx8khz clock operation: 00—Switched 8 kHz output from the CDR. The clock will be disabled to a low level when one of the register controlled events occur as selected by bits [7-2] of this register. 01—8 kHz receive frame reference output. 10—19.44 MHz clock output from the CDR. 11—8 kHz output from CDR

## RXK1 (Receive K1 Line Overhead Status Register)

hex address: 0x02E

The RXK1 register contains the received K1 Line Overhead byte. The K1 and K2 bytes are allocated for APS signaling between line level entities. These bytes are defined only for the first STS-1 of the STS-3.

Bit	Default	Name	Description
7-0	xxh	RxK1[1:8]	Receive value for the K1 Line Overhead byte.



## RXK2 (Receive K2 Line Overhead Status Register)

hex address: 0x02F

The RXK2 register contains the received K2 Line Overhead byte. The K1 byte and bits 0–5 of the K2 byte are allocated for APS signaling between line level entities. Bits 6-8 of the K2 byte indicate bidirectional or unidirectional APS. Bits 6-8 are also used to indicate Line AIS and RDI conditions. These bytes are defined only for the first STS-1 of the STS-3.

Bit	Default	Name	Description
7-0	xx	RxK2[1:8]	Receive value for the K2 Line Overhead byte.

## RXK3 (Receive Z4/K3 Path Overhead Status Register)

hex address:

<b>Path 1</b>	0x09B
<b>Path 2</b>	0x0DB
<b>Path 3</b>	0x11B
<b>Path 4</b>	0x15B

The RXK3 register contains the received Z4/K3 Path Overhead byte.

Bit	Default	Name	Description
7-0	00h	RxK3[1:8]	Receive value for the Z4/K3 Path Overhead byte.

## RXLIN (Receive Line Overhead Status Register)

hex address: 0x045

The RXLIN register contains status information for the receive Line Overhead.

Bit	Default	Name	Description
7	0	—	Reserved, set to zero.
6	x	AIS-L <sup>2</sup>	This bit indicates that an AIS-L condition exists.
5	x	RDI-L <sup>2</sup>	This bit indicates that an RDI-L condition exists.
4	x	B2Err <sup>1</sup>	This bit indicates that a Line BIP Error was received.
3	x	REI-L <sup>1</sup>	This bit indicates that an REI-L condition was received.
2	0	—	Reserved, set to zero.
1	x	S1_Unstable <sup>2</sup>	This bit indicates that an S1 Unstable condition exists.
0	x	PrbsErr	This bit indicates that a PRBS error was received.

**NOTE(S):**  
 (1) This status shows an event that has occurred since the register was last read.  
 (2) This status reflects the current state of the circuit.

## RXN1 (Receive Z5/N1 Path Overhead Status Register)

hex address:

<b>Path 1</b>	0x09C
<b>Path 2</b>	0x0DC
<b>Path 3</b>	0x11C
<b>Path 4</b>	0x15C

The RXN1 register holds the received Z5/N1 Path Overhead byte.

Bit	Default	Name	Description
7-0	xx	RxN1[1:8]	Receive value for the Z5/N1 Path Overhead byte.

**RXPNTR (Receive H2 Pointer Value Status Register)**

hex address:

<b>Path 1</b>	0x095
<b>Path 2</b>	0x0D5
<b>Path 3</b>	0x115
<b>Path 4</b>	0x155

The RXPNTR register contains the received H2 Line Overhead pointer byte. The PNTRSTAT register contains the upper two bits of the ten bit pointer value.

Bit	Default	Name	Description
7-0	xxh	RxPntr[7:0] <sup>1</sup>	Receive value for the H2 Line Overhead pointer byte.
<sup>(1)</sup> This status reflects the current state of the circuit.			

**RXPTH (Receive Path Overhead Status Register)**

hex address:

<b>Path 1</b>	0x094
<b>Path 2</b>	0x0D4
<b>Path 3</b>	0x114
<b>Path 4</b>	0x154

The RXPTH register contains status information for the receiver Path Overhead.

Bit	Default	Name	Description
7	x	LOP-P <sup>2</sup>	This bit indicates that an LOP-P condition exists.
6	x	AIS-P <sup>2</sup>	This bit indicates that an AIS-P condition exists.
5	x	RDI-P <sup>2</sup>	This bit indicates that an RDI-P condition exists.
4	x	B3Err <sup>1</sup>	This bit indicates that a Path BIP Error was received.
3	x	REI-P <sup>1</sup>	This bit indicates that an REI-P condition was received.
2	x	PLM-P <sup>2</sup>	This bit indicates that a PLM-P condition exists.
1	x	Uneq-P <sup>2</sup>	This bit indicates that an Uneq-P condition exists.
0	0	—	Reserved, set to zero.

**NOTE(S):**

- (1) This status shows an event that has occurred since the register was last read.  
(2) This status reflects the current state of the circuit.

## RXPThBUF (Receive Path Trace Circular Buffer)

hex address:

<b>Path 1</b>	0x0B0
<b>Path 2</b>	0x0F0
<b>Path 3</b>	0x130
<b>Path 4</b>	0x170

The RXSECBUF buffer is used to repeatedly receive a 64-byte, fixed-length string so a receiving terminal in a path can verify its continued connection to the intended transmitter.

Bit	Default	Name	Description
7-0	xxh	RxPthBuf[7:0]	Receive path trace circular buffer.

## RXRDI (Receive RDI-P Status Register)

hex address:

<b>Path 1</b>	0x09D
<b>Path 2</b>	0x0DD
<b>Path 3</b>	0x11D
<b>Path 4</b>	0x15D

The RXRDI register contains the received bits of the G1 octet.

Bit	Default	Name	Description
7-4	0000	—	Reserved, set to zero.
3-1	xxx	RxG1[5,6,7]	Receive value for G1 byte bits 5,6,7 in the path overhead.
0	0	—	Reserved, set to zero.

## RXS1 (Receive S1 Line Overhead Status Register)

hex address: 0x030

The RXS1 register contains the received S1 Line Overhead byte. This byte is allocated for transporting synchronization status messages. This byte is defined only for the first STS-1 of the STS-3. These messages provide an indication of the quality level of the synchronization source of the SONET signal.

Bit	Default	Name	Description
7-0	xxh	RxS1[1:8]	Receive value for S1 overhead byte.

## RXSEC (Receive Section Overhead Status Register)

hex address: 0x044

The RXSEC register provides section overhead status.

Bit	Default	Name	Description
7	x	SigDet <sup>2</sup>	This bit indicates that a Signal Detect condition exists.
6	x	LOL <sup>2</sup>	This bit indicates that a Loss of Lock condition exists.
5	x	LOS <sup>2</sup>	This bit indicates that a Loss of Signal condition exists.
4	x	SEF <sup>2</sup>	This bit indicates that an Out of Frame condition exists.
3	x	LOF <sup>2</sup>	This bit indicates that a Loss of Frame condition exists.
2	x	B1Err <sup>1</sup>	This bit indicates that a Section BIP Error was received.
1	0	—	Reserved, set to zero.
0	0	—	Reserved, set to zero.

**NOTE(S):**  
<sup>(1)</sup> This status shows an event that has occurred since the register was last read.  
<sup>(2)</sup> This status reflects the current state of the circuit.

## RXSECBUF (Receive Section Trace Circular Buffer)

hex address: 0x05C

The RXSECBUF buffer, the J0 byte, is used to repeatedly receive a 64-byte, fixed-length string so a receiving terminal in a section can verify its continued connection to the intended transmitter. This buffer is also used as a section trace for SDH.

Bit	Default	Name	Description
7-0	xxh	RxSecBuf[7:0]	Receive section trace circular buffer.

## RXZ1b (Receive Z1b Overhead Status Register)

hex address: 0x031

The RXZ1b register contains the first received Z1 octet.

Bit	Default	Name	Description
7-0	xxh	RxZ1b[1:8]	Receive value for the first Z1 overhead byte.

### RXZ1c (Receive Z1c Overhead Status Register)

hex address: 0x032

The RXZ1c register contains the second received Z1 octet.

Bit	Default	Name	Description
7-0	xxh	RxZ1c[1:8]	Receive value for the second Z1 overhead byte.

### RXZ2a (Receive Z2a Overhead Status Register)

hex address: 0x033

The RXZ2a register contains the first received Z2 octet.

Bit	Default	Name	Description
7-0	xxh	RxZ2a[1:8]	Receive value for the first Z2 overhead byte.

### RXZ2b (Receive Z2b Overhead Status Register)

hex address: 0x034

The RXZ2b register contains the second received Z2 octet.

Bit	Default	Name	Description
7-0	xxh	RxZ2b[1:8]	Receive value for the second Z2 overhead byte.

### RXZ2c (Receive Z2c Overhead Status Register)

hex address: 0x035

The RXZ2c register contains the third received Z2 octet.

Bit	Default	Name	Description
7-0	xxh	RxZ2c[1:8]	Receive value for the second Z2 overhead byte.

## SECINT (Receive Section Interrupt Indication Status Register)

hex address: 0x03C

The SECINT register indicates that a change of status has occurred within its affiliated status signals.

Bit	Default	Name	Description
7	x	SigDetInt <sup>2</sup>	This bit indicates that a Signal Detect interrupt has occurred.
6	x	LOLInt <sup>2</sup>	This bit indicates that a Loss of Lock interrupt has occurred.
5	x	LOSInt <sup>2</sup>	This bit indicates that a Loss of Signal interrupt has occurred.
4	x	SEFInt <sup>2</sup>	This bit indicates that an Out of Frame interrupt has occurred.
3	x	LOFInt <sup>2</sup>	This bit indicates that a Loss of Frame interrupt has occurred.
2	x	B1ErrInt <sup>1</sup>	This bit indicates that a Section BIP Error interrupt has occurred.
1	x	SecTraceInt <sup>1</sup>	This bit indicates that a Section Trace interrupt has occurred.
0	x	F1Int <sup>1</sup>	This bit indicates that an F1 byte change interrupt has occurred.

**NOTE(S):**

(1) Single event interrupt—only a positive transition on the corresponding status bit causes this interrupt to occur. Reading the interrupt register clears the interrupt.

(2) Dual event interrupt—either a positive or negative transition on the corresponding status bit causes this interrupt to occur. Reading the interrupt register clears the interrupt.

## SEFCNT (Out of Frame Event Counter)

hex address: 0x048

The SEFCNT counter tracks the number of out of frame (SEF) events.

Bit	Default	Name	Description
7-0	xxh	SEFCnt[7:0]	Out of frame event counter.

## STATUS (Status Output Control Register)

hex address: 0x011

The STATUS register controls the functionality of the StatOut pins.



Bit	Default	Name	Description
7	0	—	Reserved, set to zero.
6	0	StatPinMode	When written to 0, the StatOut[1:0] pins for this port reflect the internal status selected in bits 5–2 of this register. When written to 1, the StatOut[1:0] pins for this port reflect the values from bits 1–0 of this register.
5-4	00	Stat0Sel[1:0]	00—Loss of Lock 01—OR function of LOS, LOF, AIS-L is output on StatOut[1] 10—SigFail 11—SigDegrade
3-2	00	Stat1Sel[1:0]	00—Path 1 LOP-P, AIS-P, UNEQ-P, or PLM-P is output on StatOut[0] 01—Path 2 LOP-P, AIS-P, UNEQ-P, or PLM-P is output on StatOut[0] 10—Path 3 LOP-P, AIS-P, UNEQ-P, or PLM-P is output on StatOut[0] 11—Path 4 LOP-P, AIS-P, UNEQ-P, or PLM-P is output on StatOut[0]
1-0	00	StatOut[1:0]	Output value for StatOut[1:0] pins when bit 6 is set to 1.

## SUMINT (Summary Interrupt Indication Register)

hex address: 0x005

The SUMINT register indicates data link interrupts, one-second interrupts, and additional summary interrupts.

Bit	Default	Name	Description
7-6	00	—	Reserved, set to zero.
5	x	PLLRefInt	PLL Reference has occurred.
4	x	OneSecInt <sup>1</sup>	This bit indicates that a one-second interrupt has occurred.
3	—	—	Reserved.
2	—	—	Reserved.
1	—	—	Reserved.
0	x	Port1Int	This bit indicates that an interrupt has occurred in a Port 1 interrupt register.

<sup>(1)</sup> Reading this register clears the interrupt indication.

## TESTMODE (Test Mode Control Register)

hex address: 0x007

The TESTMODE register controls various circuits of the device. The most important one is the Speed\_CP bit which controls the receive CDR charge pump frequency. This bit must be set to the correct mode for proper device operation.

Bit	Default	Name	Description
7	1	Speed_CP	CDR charge pump frequency select 0—155 (250 $\mu$ A). Set to 0 for 4xOC-3 mode. 1—622 (1 mA). Set to 1 for 1xOC-12 mode.
6	0	Pd_TxSyn	When written to 1, powerdown transmit synthesizer.
5	0	RxLosAllOnes	When written to 1, LOS is generated when 100us of all ones is received.
4	0	SONET_Bypass	Bypasses the SONET transmission/reception used to debug and test the CDR block.
3	0	LDCC_loopback_mode	Line DCC internal reception-to-transmission loopback.
2	0	SDCC_Loopback_mode	Section DCC internal reception-to-transmission loopback.
1	0	E1E2_Loopback_mode	E1 and E2 orderwire internal transmission-to-reception loopback.
0	0	—	Reserved

**TCCNTH (Tandem Connection Error Counter [High Byte])**

hex address:

<b>Path 1</b>	0x0A5
<b>Path 2</b>	0x0E5
<b>Path 3</b>	0x125
<b>Path 4</b>	0x165

The TCCNTH counter counts tandem connection errors.

Bit	Default	Name	Description
7-0	xxh	TCCnt[15:8]	Tandem connection error counter high byte.

**TCCNTL (Tandem Connection Error Counter [Low Byte])**

hex address:

<b>Path 1</b>	0x0A4
<b>Path 2</b>	0x0E4
<b>Path 3</b>	0x124
<b>Path 4</b>	0x164

The TCCNTL counter counts tandem connection errors.

Bit	Default	Name	Description
7-0	xxh	TCCnt[7:0]	Tandem connection error counter low byte.

**TXC2 (Transmit C2 Path Overhead Control Register)**

hex address:

<b>Path 1</b>	0x085
<b>Path 2</b>	0x0C5
<b>Path 3</b>	0x105
<b>Path 4</b>	0x145

The TXC2 register holds the value of the C2 Path overhead byte that is inserted into the transmit frame. This byte is allocated to identify the construction and content of the STS-level SPE.

Bit	Default	Name	Description
7-0	01h	TxC2[1:8]	Transmit value for C2 overhead byte.

### TXF1 (Transmit F1 Section Overhead Control Register)

hex address: 0x024

The TXF1 register holds the value of the F1 Section overhead byte that is inserted into the transmit frame.

Bit	Default	Name	Description
7-0	00h	TxF1[1:8]	Transmit value for F1 section overhead byte.

**TXF2 (Transmit F2 Path Overhead Control Register)**

hex address:

<b>Path 1</b>	0x086
<b>Path 2</b>	0x0C6
<b>Path 3</b>	0x106
<b>Path 4</b>	0x146

The TXF2 register holds the value of the F2 path overhead byte that is inserted into the transmit frame. Insertion of the F2 path overhead byte is controlled by the PTHINSL control register bit 3.

Bit	Default	Name	Description
7-0	00h	TxF2[1:8]	Transmit value for F2 path overhead byte.

**TXF3 (Transmit Z3/F3 Path Overhead Control Register)**

hex address:

<b>Path 1</b>	0x087
<b>Path 2</b>	0x0C7
<b>Path 3</b>	0x107
<b>Path 4</b>	0x147

The TXF3 register holds the value of the Z3/F3 path overhead byte that is inserted into the transmit frame. Insertion of the Z3/F3 path overhead byte is controlled by the PTHINSL control register bit 1.

Bit	Default	Name	Description
7-0	00h	TxF3[1:8]	Transmit value for F3 path overhead byte.

**TXK1 (Transmit K1 Overhead Control Register)**

hex address: 0x025

The TXK1 register controls the K1 byte in the transport overhead. The K1 and K2 bytes are allocated for APS signaling between line level entities. These bytes are defined only for the first STS-1 of the STS-3c signal.

Bit	Default	Name	Description
7-0	00h	TxK1[1:8]	Transmit value for K1 overhead byte.

**TXK2 (Transmit K2 Overhead Control Register)**

hex address: 0x026

The TXK2 register controls the K2 byte in the transport overhead. The K1 byte and bits 0–5 of the K2 byte are allocated for APS signaling between line level entities. These bytes are defined only for the first STS-1 of the STS-3c signal.

Bits 6–8 of the K2 byte are allocated for AIS and RDI. These bytes are defined only for the first STS-1 of the STS-3c signal.

Bit	Default	Name	Description
7-0	00h	TxK2[1:8]	Transmit value for K2 overhead byte.

## TXK3 (Transmit K3 Overhead Control Register)

hex address:

<b>Path 1</b>	0x088
<b>Path 2</b>	0x0C8
<b>Path 3</b>	0x108
<b>Path 4</b>	0x148

The TXK3 register controls the insertion of the K3 Path overhead byte position in the transmitter if enabled by setting PTHINSL bit 0 low.

Bit	Default	Name	Description
7-0	00h	TxK3[1:8]	Transmit value for K3 overhead byte.

## TXLIN (Transmit Line Overhead Control Register)

hex address: 0x01D

The TXLIN register controls the transmission of various octets in the Line Overhead of the SONET frame.

Bit	Default	Name	Description
7	0	EnTxLinDCC	When written to 1, the transmit line DCC is enabled for insertion from the source selected by bit 6. When written to 0, the D4–12 bytes contain 00h.
6	0	LinDCCSrc	When written to 0, the source for the line DCC is the serial interface. When written to 1, the source for the line DCC is the SI-Bus interface.
5	0	EnE2	When written to 1, the E2 byte is generated from data shifted in the TxE2 input pin. When written to 0, the E2 byte contains 00h.
4	0	DisB2	When written to 1, the B2 bytes contain 00h. When written to 0, the B2 bytes contain the calculated result for line BIP.
3	0	InsAIS-L	When written to 1, AIS-L is generated.
2	0	InsRDI-L	When written to 1, RDI-L is generated.
1	1	AutoRDI-L	When written to 1, automatic generation of RDI-L is enabled.
0	1	AutoREI-L	When written to 1, automatic generation of REI-L codes are generated.

## TXN1 (Transmit N1 Overhead Control Register)

hex address:

<b>Path 1</b>	0x089
<b>Path 2</b>	0x0C9
<b>Path 3</b>	0x109
<b>Path 4</b>	0x149

The TXN1 register controls the insertion of the N1 Path overhead byte position in the transmitter. Separate nibbles of this byte can be overridden by setting the control bits in the PTHINSH register.

Bit	Default	Name	Description
7-0	00h	TxN1[1:8]	Transmit value for N1 overhead byte.



**TXPNTR (Transmit H1/H2/H3 Pointer Control Register)**

hex address:

<b>Path 1</b>	0x080
<b>Path 2</b>	0x0C0
<b>Path 3</b>	0x100
<b>Path 4</b>	0x140

The TXPNTR register controls the pointer value for the transmitted SPE. SONET STS-3 modes will have three SPEs, represented by path registers 1-3. The SDH AU-4 mode can support a TUG-3 to TUG-2 mapping or TUG-3 to TU-3 mapping. In both cases, the AU-4 pointer is controlled by the path 1 registers. If the TU-3 mode is enabled, paths 2-4 control TU-3 pointers 1-3 respectively. See [Figures 2-10](#) through [2-16](#).

Bit	Default	Name	Description
7-6	00	SSbits	These bits are placed in bits 5 and 6 of the H1 pointer byte to accommodate SDH. These bits should be set to 10 for the AU-4, AU-3 and TU-3 pointers as stated by ITU G.707.
5	0	DisPntr	When written to 1, the H1/H2 pointer bytes are both forced to 33h to simulate an invalid pointer value.
4	0	AU4Pntr	When written to 1, the H1/H2 pointer bytes for this path will contain the concatenation value of 93FFh. For SDH AU-4 modes, this bit must be set for each AU-4 path.
3-0	0000	—	Reserved, set to zero.

**TXPTH (Transmit Path Overhead Control Register)**

hex address:

<b>Path 1</b>	0x081
<b>Path 2</b>	0x0C1
<b>Path 3</b>	0x101
<b>Path 4</b>	0x141

The TXPTH register controls the transmission of various octets in the Path Overhead of the SONET frame.

Bit	Default	Name	Description
7	0	EnPthTr	When written to 0, the J1 byte contains 00h. When written to 1, the Path Trace Message from the TXPTHBUF circular buffer is inserted in the J1 byte.
6	0	DisB3	When written to 0, the B3 byte contains the results of the path BIP calculation. When written to 1, the B3 byte contains 00h.
5	1	AutoREI-P	When written to 1, path REI codes are automatically inserted in the G1 byte upon reception of B3 errors. When written to 0, automatic insertion is disabled.
4	0	InsAIS-P	When written to 0, Path AIS is not generated. When written to 1, Path AIS alarm is generated.
3	0	TxRDI[5]	This bit is mapped to Transmit RDI bit 5 in the G1 byte.
2	0	TxRDI[6]	This bit is mapped to Transmit RDI bit 6 in the G1 byte.
1	1	TxRDI[7]	This bit is mapped to Transmit RDI bit 7 in the G1 byte.
0	1	AutoRDI-P	When written to 1, path RDI is automatically generated for at least 20 frames upon reception of LOS, LOF, LOP, AIS-L, AIS-P, UNEQ-P, or PLM-P. When written to 0, path RDI is inserted from bits 3–1 of this register.

## TXPTHBUF (Transmit Path Trace Circular Buffer)

hex address:

<b>Path 1</b>	0x0AC
<b>Path 2</b>	0x0EC
<b>Path 3</b>	0x12C
<b>Path 4</b>	0x16C

The TXPTHBUF buffer, the J1 byte, is used to repeatedly transmit a 64-byte, fixed-length string so a receiving terminal in a path can verify its continued connection to the intended transmitter. The 64-byte J1 transmit buffers are implemented with a 16-bit wide internal buffer, **therefore two writes to the TXPTHBUF register must be executed before the entire 16-bits is written to the internal buffer.**

Bit	Default	Name	Description
7-0	xxh	TxPthBuf[7:0]	Transmit path trace circular buffer.

## TXS1 (Transmit S1 Overhead Control Register)

hex address: 0x027

The TXS1 register controls the S1 byte in the transport overhead. This byte transports synchronization status messages and is defined only for the first STS-1 of the STS-3c signal. These messages provide an indication of the quality level of the synchronization source of the SONET signal.

Bit	Default	Name	Description
7-0	00h	TxS1[1:8]	Transmit value for S1 overhead byte.

## TXSEC (Transmit Section Overhead Control Register)

hex address: 0x01C

The TXSEC register controls transmission of various octets in the Section Overhead of the SONET frame.

Bit	Default	Name	Description
7	0	DisTxScr	When written to 1, the transmit frame scrambler is disabled.
6	0	EnTxSecDCC	When written to 1, the transmit section DCC is enabled for insertion from the source selected by bit 5. When written to 0, the D1/D2/D3 bytes contain 00h.
5	0	SecDCCSrc	When written to 0, the source for the section DCC is the serial interface. When written to 1, the source for the section DCC is the SI-Bus interface.
4	0	EnSecTr	When written to 1, the section trace message from the circular buffer is enabled. When written to 0, the J0 byte contains 01h.
3	0	DisA1A2	When written to 1, the A1/A2 bytes are forced to 00h. When written to 0, the A1/A2 bytes contain their default values (F6/28).
2	0	DisB1	When written to 1, the B1 byte contains 00h. When written to 0, the B1 byte contains the calculated result for section BIP.
1	0	InsAllZer	When written to 1, all zeros data is inserted after the transmit frame scrambler.
0	0	EnE1	When written to 1, the E1 byte is generated from data shifted in the TxE1 input pin. When written to 0, the E1 byte contains 00h.

## TXSECBUF (Transmit Section Trace Circular Buffer)

hex address: 0x058

The TXSECBUF buffer, the J0 byte, is used to repeatedly transmit a 64-byte, fixed-length string so a receiving terminal in a section can verify its continued connection to the intended transmitter. The 64-byte J0 transmit buffers are implemented with a 16-bit wide internal buffer, **therefore two writes to the TXSECBUF register must be executed before the entire 16-bits is written to the internal buffer**. This buffer is also used as a Section trace for SDH.

Bit	Default	Name	Description
7-0	xxh	TxSecBuf[7:0]	Transmit section trace circular buffer.

## TXZ1b (Transmit Z1b Overhead Control Register)

hex address: 0x028

The TXZ1b register controls the insertion of the Z1 Line overhead byte position in the transmitter. Z1b is Z1-2.

Bit	Default	Name	Description
7-0	00h	TxZ1b[1:8]	Transmit value for the first Z1 overhead byte.

### TXZ1c (Transmit Z1c Overhead Control Register)

hex address: 0x029

The TXZ1c register controls the insertion of the Z1 Line overhead byte position in the transmitter. Z1c is Z1-3.

Bit	Default	Name	Description
7-0	00h	TxZ1c[1:8]	Transmit value for the second Z1 overhead byte.

### TXZ2a (Transmit Z2a Overhead Control Register)

hex address: 0x02A

The TXZ2a register controls the insertion of the first Z2 Line overhead byte position in the transmitter. Z2a is Z2-1.

Bit	Default	Name	Description
7-0	00h	TxZ2a[1:8]	Transmit value for the first Z2 overhead byte.

**TXZ2b (Transmit Z2b Overhead Control Register)**

hex address: 0x02B

The TXZ2b register controls the insertion of the second Z2 Line overhead byte position in the transmitter. Z2b is Z2-2.

Bit	Default	Name	Description
7-0	00h	TxZ2b[1:8]	Transmit value for the second Z2 overhead byte.

**TXZ2c (Transmit Z2c Overhead Control Register)**

hex address: 0x02C

The TXZ2c register controls the insertion of the third Z2 Line overhead byte position in the transmitter.

Bit	Default	Name	Description
7-0	00h	TxZ2c[1:8]	Transmit value for the third Z2 overhead byte.

**VERSION (Part Number/Version Register)**

hex address: 0x006

The VERSION register is used to identify the Mindspeed device and its revision level.

Bit	Default	Name	Description
7-4	6	Part[3:0]	This is the part number that uniquely identifies the CX29600.
3-0	1	Ver[3:0]	This is the version number that uniquely identifies the specific version of the CX29600. Version numbers start at 1 for the first version and are incremented for each revision thereafter.

**WINDOW\_H (CDR Window Register [high byte])**

hex address: 0x009

The WINDOW\_H register control PLL lock and capture window settings of the CDR.

Bit	Default	Name	Description
7-0	0x03	—	Reserved.

**WINDOW\_L (CDR Window Register [low byte])**

hex address: 0x008

The WINDOW\_L register control PLL lock and capture window settings of the CDR.

Bit	Default	Name	Description
7-0	0xff	—	Window value to CDR PLL block, low byte. <sup>1</sup>
<b>NOTE(S):</b> (1) The value isn't written until after the WINDOW_H register value is written.			

**WINHYST1\_H (CDR Hysteresis Register [high byte])**

hex address: 0x00B

The WINHYST1\_H register controls the hysteresis value of the CDR.

Bit	Default	Name	Description
7-2	0x00	—	Reserved.
1-0	00	—	The first hysteresis value to CDR PLL block, high byte.

**WINHYST1\_L (CDR Hysteresis Register [low byte])**

hex address: 0x00A

The WINHYST1\_L register controls the hysteresis value of the CDR.

Bit	Default	Name	Description
7-0	0x2	—	The first hysteresis value to the CDR PLL block, low byte. <sup>1</sup>
<b>NOTE(S):</b> (1) The value is not written until after the WINHYST1_H register value is written.			

**WINHYST2\_H (CDR Hysteresis Register [high byte])**

hex address: 0x00D

The WINHYST2\_H register controls the hysteresis value of the CDR PLL.

Bit	Default	Name	Description
7-2	0x00	—	Reserved.
1-0	00	—	The second hysteresis value to CDR PLL block, high byte.

**WINHYST2\_L (CDR Hysteresis Register [low byte])**

hex address: 0x00C

The WINHYST2\_L register controls the hysteresis value of the CDR PLL.

Bit	Default	Name	Description
7-0	0x1	—	The second hysteresis value to the CDR PLL block, low byte. <sup>1</sup>
<b>NOTE(S):</b> (1) The value is not written until after the WINHYST2_H register value is written.			



# 5.0 Electrical and Mechanical Specifications

---

This chapter describes the electrical and mechanical aspects of the CX29600. Included are timing diagrams, absolute maximum ratings, DC characteristics, and mechanical drawings.

## 5.1 Timing Specifications

This section provides timing diagrams and descriptions for the various interfaces of the CX29600. [Table 5-1](#) describes the different types of timing relationships that appear in the timing diagrams. The timing relationship labels are numbered when they occur more than once in a diagram so that each label is unique. This aids in identifying the appropriate label in the timing table. Signals are measured at the 50% point of the changing edge except for those involving high impedance transitions which are measured at 10% and 90%.

The following specifications describe the conditions under which the timing specifications in this section are measured.

$$\begin{aligned} 3.135 \leq VDD = AVDD \leq 3.465 \text{ V} \\ VDD \leq VGG \leq 5.5 \text{ V} \\ -40 \text{ }^\circ\text{C} \leq \text{Ambient Temperature} \leq +85 \text{ }^\circ\text{C} \\ @ 100 \text{ LFM}^{(1)} \end{aligned}$$

**NOTE(S):**

(1) See footnote to [Table 5-16](#) regarding airflow requirements for the device.

Table 5-1. Timing Diagram Nomenclature (1 of 3)

Symbol	Timing Relationship	Waveform
$t_{pw}$	Pulse Width	
$t_{pwh}$	Pulse Width High	
$t_{pwl}$	Pulse Width Low	
$t_s$	Setup Time	
$t_{sh}$	Setup High Time	
$t_{sl}$	Setup Low Time	
$t_h$	Hold Time	
$t_{hh}$	Hold High Time	

Table 5-1. Timing Diagram Nomenclature (2 of 3)









Symbol	Timing Relationship	Waveform
$t_{hl}$	Hold Low Time	
$t_{pd}$	Propagation Delay	
$t_{pdhl}$	Propagation Delay - High-to-Low	
$t_{pdLh}$	Propagation Delay - Low-to-High	
$t_{en}$	Enable Time	
$t_{enzl}$	Enable Time - High-impedance to Low Enable	

Table 5-1. Timing Diagram Nomenclature (3 of 3)

Symbol	Timing Relationship	Waveform
$t_{enzh}$	Enable Time - High-impedance to High Enable	
$t_{dis}$	Disable Time	
$t_{dishz}$	Disable Time - High Disable	
$t_{dislz}$	Disable Time - Low Disable	
$t_{rec}$	Recovery Time	
$t_{per}$	Period	

Figure 5-1 illustrates how input waveforms are defined and Figure 5-2 illustrates how output waveforms are defined.


**Figure 5-1. Input Waveform****Figure 5-2. Output Waveform**

### 5.1.1 Microprocessor Interface Timing

The tables and corresponding figures show the timing requirements and characteristics of the Motorola MPC860 Interface and the Mindspeed EBUS Interface.

#### 5.1.1.1 Motorola MPC860 Interface

Figure 5-3. MPC 860 Read Timing Diagram



100518\_027


Table 5-2. MPC 860 Read Timing Table

Label	Description	Min	Max	Unit	Load
$T_{pwh}$	Pulse Width High, MClk	11	56	ns	—
$T_{pwl}$	Pulse Width Low, MClk	11	56	ns	—
$T_{per}$	Period, MClk	30	125	ns	—
$T_{asu}$	Address setup to clock rise	7.3	—	ns	—
$T_{ahd}$	Address hold to clock rise	3	—	ns	—
$T_{tssu}$	Transfer Start setup to clock rise	6	—	ns	—
$T_{tshd}$	Transfer Start hold to clock rise	3	—	ns	—
$T_{tad}$	Transfer Acknowledge delay	1	12	ns	30 pf

**Table 5-2. MPC 860 Read Timing Table**

Label	Description	Min	Max	Unit	Load
$T_{cssu}$	Chip Select setup to clock rise	6	—	ns	—
$T_{cshd}$	Chip Select hold to clock rise	3	—	ns	—
$T_{rwsu}$	Read/Write setup to clock rise	6	—	ns	—
$T_{rwhd}$	Read/Write hold to clock rise	3	—	ns	—
$T_{add}$	Data bus driven from clock rise	1	—	ns	30 pf
$T_{adv}$	Read data valid from clock rise	-	12	ns	30 pf
$T_{adh}$	Read data hold from clock rise	2	—	ns	30 pf
$T_{adz}$	Data bus float from clock rise	-	5	ns	30 pf
$T_{enzl}$	Enable, MIntr* from the rising edge of MClk	2	—	ns	30 pf
$T_{dislz}$	Disable, MIntr* from the rising edge of MClk	2	20	ns	30 pf

Figure 5-4. MPC 860 Write Timing Diagram



100518\_028


Table 5-3. MPC 860 Write Timing Table

Label	Description	Min	Max	Unit	Load
$T_{asu}$	Address setup to clock rise	6	—	ns	—
$T_{ahd}$	Address hold to clock rise	3	—	ns	—
$T_{tssu}$	Transfer Start setup to clock rise	6	—	ns	—
$T_{tshd}$	Transfer Start hold to clock rise	3	—	ns	—
$T_{tad}$	Transfer Acknowledge delay	1	12	ns	30 pF
$T_{cssu}$	Chip Select setup to clock rise	6	—	ns	—
$T_{cshd}$	Chip Select hold to clock rise	3	—	ns	—
$T_{rwsu}$	Read/Write setup to clock rise	6	—	ns	—
$T_{rwhd}$	Read/Write hold to clock rise	3	—	ns	—
$T_{adsu}$	Data (in) setup to clock rise	7	—	ns	—
$T_{adhhd}$	Data (in) hold to clock rise	5	—	ns	—



### 5.1.1.2 Mindspeed EBUS Interface

Figure 5-5. EBUS Read Timing Diagram



**NOTE:** The chip select signal (MCS\*) needs to go inactive for at least one cycle between accesses.


Table 5-4. EBUS Read Timing Table

Label	Description	Min	Max	Unit	Load
T <sub>pwh</sub>	Pulse Width High, MClk	11	56	ns	—
T <sub>pwl</sub>	Pulse Width Low, MClk	11	56	ns	—
T <sub>per</sub>	Period, MClk	30	125	ns	—
T <sub>asu</sub>	Address setup to clock rise	6	—	ns	—
T <sub>ahd</sub>	Address hold to clock rise	3	—	ns	—
T <sub>cssu</sub>	Chip Select setup to clock rise	6	—	ns	—
T <sub>cshd</sub>	Chip Select hold to clock rise	3	—	ns	—
T <sub>tssu</sub>	Transfer Start (ALE) setup to clock rise	6	—	ns	—
T <sub>tshd</sub>	Transfer Start (ALE) hold to clock rise	3	—	ns	—
T <sub>rdsu</sub>	MRD* setup to clock rise	6	—	ns	—

Table 5-4. EBUS Read Timing Table

Label	Description	Min	Max	Unit	Load
$T_{rdhd}$	MRD* hold to clock rise	3	—	ns	—
$T_{rdd}$	MRD* low to data bus driven	1	5	ns	30 pF
$T_{dv}$	MClk rise to data valid	3	10	ns	30 pF
$T_{dz}$	Data Strobe high to data bus float	1	5	ns	30 pF
$T_{enzl}$	Enable, MIntr* from the rising edge of MClk	2	10	ns	30 pF
$T_{dislz}$	Disable, MIntr* from the rising edge of MClk	2	7	ns	30 pF

Figure 5-6. EBUS Write Timing Diagram



100518\_037

**NOTE:** The chip select signal (MCS\*) needs to go inactive for at least one cycle between accesses.


Table 5-5. EBUS Write Timing Table

Label	Description	Min	Max	Unit	Load
$T_{asu}$	Address setup to clock rise	6	—	ns	
$T_{ahd}$	Address hold to clock rise	3	—	ns	
$T_{cssu}$	Chip Select setup to clock rise	6	—	ns	
$T_{cshd}$	Chip Select hold to clock rise	3	—	ns	
$T_{tssu}$	Transfer Start (ALE) setup to clock rise	6	—	ns	
$T_{tshd}$	Transfer Start (ALE) hold to clock rise	3	—	ns	
$T_{rwsu}$	Write (MRW*) setup to clock rise	6	—	ns	
$T_{rwhd}$	Write (MRW*) hold to clock rise	3	—	ns	
$T_{dsu}$	Data (in) setup to clock rise	7	—	ns	
$T_{dhd}$	Data (in) hold to clock rise	5	—	ns	

### 5.1.2 SI-Bus Transmit Timing

The CX29600 generates clock and control signals and the slave devices respond with data/parity. The CX29600 generates control outputs synchronously with the rising edge of STxClk\_n and samples returning data on the rising edge of TxClk. The nominal clock frequency is 19.44 MHz. Figure 5-7 illustrates the timing requirements for the transmit interface. The target timing values relative to TxClk are listed in Table 5-6.

Figure 5-7. Transmit Timing Parameters



100518\_043


Table 5-6. Transmit Timing Values

Label	Description	Min	Typical	Max	Unit	Load
$T_{per1}$	Period, STxClk_n (nominal 19.44 MHz)	—	51.44	—	ns	20 pF
$T_{pwh1}$	Pulse width high, STxClk_n	23	—	—	ns	20 pF
$T_{pwl1}$	Pulse width low, STxClk_n (not including gapping)	23	—	—	ns	20 pF
$T_{pd}$	Propagation delay, STxStart_n from rising edge of STxClk_n	1	—	5	ns	20 pF
$T_s$	Setup, STxData_n/STxPrty_n to rising edge of TxClk	12	—	—	ns	20 pF
$T_h$	Hold, STxData_n/STxPrty_n from rising edge of TxClk	0	—	—	ns	20 pF
$T_{per2}$	Period, STxHSClk	—	19.29	—	ns	20 pF
$T_{pwh2}$	Pulse width high, STxHSClk	8.6	—	—	ns	20 pF
$T_{pwl2}$	Pulse width low, STxHSClk	8.2	—	—	ns	20 pF

### 5.1.3 SI-Bus Receive Timing

The CX29600 generates clock, data, and control signals. The CX29600 generates control and data outputs synchronously with the rising edge of RxClk. The nominal clock frequency is 19.44 MHz but will be gapped in various modes. Gapping blanks out high pulses. Figure 5-8 illustrates the timing requirements for the receive interface. The target timing values are listed in Table 5-7.

Figure 5-8. Receive Timing Parameters



100518\_044


Table 5-7. Receive Timing Values

Label	Description	Min	Typical	Max	Unit	Load
T <sub>per1</sub>	Period, SRxClk_n (nominal 19.44 MHz)	—	51.44	—	ns	—
T <sub>pwh1</sub>	Pulse width high, SRxClk_n	23	—	—	ns	20 pF
T <sub>pwl1</sub>	Pulse width low, SRxClk_n (not including gapping)	23	—	—	ns	20 pF
T <sub>pd</sub>	Propagation delay, SRxStart[3:1]_n/SRxData[7:0]_n/SRxPrty_n from rising edge of SRxClk_n	0	—	5	ns	20 pF
T <sub>per2</sub>	Period, SRxHSClk_n	—	19.29	—	ns	20 pF
T <sub>pwh2</sub>	Pulse width high, SRxHSClk_n	8.6	—	—	ns	20 pF
T <sub>pwl2</sub>	Pulse width low, SRxHSClk_n (not including gapping)	8.2	—	—	ns	20 pF

### 5.1.4 JTAG Interface Timing

Table 5-8 and Figure 5-9 illustrate the timing requirements and characteristics of the JTAG interface.

Figure 5-9. JTAG Timing Diagram



100518\_045

Table 5-8. JTAG Timing Table

Label	Description	Min	Max	Unit	Load
$T_{s1}$	Setup, TDI to the rising edge of TCK	15	—	ns	—
$T_{s2}$	Setup, TMS to the rising edge of TCK	15	—	ns	—
$T_{h1}$	Hold, TDI from the rising edge of TCK	20	—	ns	—
$T_{h2}$	Hold, TMS from the rising edge of TCK	20	—	ns	—
$T_{pwh}$	Pulse width high, TCK	80	—	ns	—
$T_{pwl}$	Pulse width low, TCK	80	—	ns	—
$T_{en}$	Enable, TDO from the falling edge of TCK	2	15	ns	—
$T_{pd}$	Propagation Delay, TDO from the falling edge of TCK	—	50	ns	—
$T_{dis}$	Disable, TDO from the falling edge of TCK	—	25	ns	—
$T_{rec}$	Recovery time, TCK from the rising edge of TRST*	2.5	—	ns	—
$T_{per}$	Period, TCK	100	—	ns	—

### 5.1.5 One-second Interface Timing

Figure 5-10 and Table 5-9 illustrate the timing requirements and characteristics of the One-second interface.

Figure 5-10. One-second Timing Diagram




Table 5-9. One-second Timing Table


Symbol	Description	Min	Typical	Max	Unit	Load
$T_{per1}$	Period, Ref8kHzClk	—	125	—	$\mu$ s	
$T_{pwh1}$	Pulse Width High, Ref8kHzClk	10	—	—	ns	—
$T_{pwl1}$	Pulse Width Low, Ref8kHzClk	10	—	—	ns	—
$T_{pd}$	Propagation Delay, OneSecOut from the rising edge of Ref8kHzClk	50	—	6	ns	20 pF
$T_{pwh2}$	Pulse Width High, OneSecOut	—	125	—	$\mu$ s	20 pF
$T_{pwl2}$	Pulse Width Low, OneSecOut	—	875	—	$\mu$ s	20 pF
$T_{pwh3}$	Pulse Width High, OneSecIn	130 <sup>(1)</sup>	—	—	ns	—
$T_{pwl3}$	Pulse Width Low, OneSecIn	130 <sup>(1)</sup>	—	—	ns	—
$T_{per2}$	Period, RxPLLCIk	—	51.44	—	ns	—
$T_{pwh4}$	Pulse Width High, RxPLLCIk	23	—	—	ns	—
$T_{pwl2}$	Pulse Width Low, RxPLLCIk	23	—	—	ns	—

(1) The minimum pulse width high and low of OneSecOut,  $t_{pwl2}$  and  $t_{pwh2}$ , varies with the period of MClk,  $t_{per}$ , shown in Figure 5-4 according to the relationship  $t_{per} + 5$ .

### 5.1.6 DCC Interface Timing

Table 5-10 and Figure 5-11 illustrate the timing requirements and characteristics of the DCC interface.

Figure 5-11. DCC Timing Diagram



100518\_047

Table 5-10. LDCC Timing Table

Symbol	Description	Min	Typical	Max	Unit	Load
$T_{per}$	Period, RxLDCC_Clk_n/TxLDCC_Clk_n	—	1.74	—	$\mu$ S	20 pF
$T_{pwh}$	Pulse Width High, RxLDCC_Clk_n/TxLDCC_Clk_n	0.520	—	—	$\mu$ S	20 pF
$T_{pwl}$	Pulse Width Low, RxLDCC_Clk_n/TxLDCC_Clk_n	1.10	—	—	$\mu$ S	20 pF
$T_{s1}$	Setup, RxLDCC_Dat_n to the rising edge of RxLDCC_Clk_n	50	—	—	ns	20 pF
$T_{h1}$	Hold, RxLDCC_Dat_n from the rising edge of RxLDCC_Clk_n	25	—	—	ns	20 pF
$T_{s2}$	Setup, TxLDCC_Dat_n to the rising edge of TxLDCC_Clk_n	50	—	—	ns	—
$T_{h2}$	Hold, TxLDCC_Dat_n from the rising edge of TxLDCC_Clk_n	25	—	—	ns	—



Table 5-11. SDCC Timing Table

Symbol	Description	Min	Typical	Max	Unit	Load
$T_{per}$	Period, RxSDCC_Clk_n/TxSDCC_Clk_n	—	5.2	—	$\mu$ s	20 pF
$T_{pwh}$	Pulse Width High, RxSDCC_Clk_n/ TxSDCC_Clk_n	1.5	—	—	$\mu$ s	20 pF
$T_{pwl}$	Pulse Width Low, RxSDCC_Clk_n/ TxSDCC_Clk_n	3.1	—	—	$\mu$ s	20 pF
$T_{s1}$	Setup, RxSDCC_Dat_n to the rising edge of RxSDCC_Clk_n	50	—	—	ns	20 pF
$T_{h1}$	Hold, RxSDCC_Dat_n from the rising edge of RxSDCC_Clk_n	25	—	—	ns	20 pF
$T_{s2}$	Setup, TxSDCC_Dat_n to the rising edge of TxSDCC_Clk_n	50	—	—	ns	—
$T_{h2}$	Hold, TxSDCC_Dat_n from the rising edge of TxSDCC_Clk_n	25	—	—	ns	—

### 5.1.7 SONET Reference Timing

Figure 5-12 and Table 5-12 illustrate the timing requirements and characteristics of the SONET reference.

Figure 5-12. SONET Reference Timing Diagram





Table 5-12. SONET Reference Timing Table

Symbol	Description	Min	Typical	Max	Unit	Load
$T_{per}$	Period	—	51.44	—	ns	—
$T_{pwh}$	Pulse Width High	23	—	—	ns	20 pF
$T_{pwl}$	Pulse Width Low	23	—	—	ns	20 pF

### 5.1.8 Frame Reference Timing

Figure 5-13 and Table 5-13 illustrate the timing requirements and characteristics of the Frame reference.

Figure 5-13. Frame Reference Timing Diagram



100518\_049


Table 5-13. Frame Timing Table

Symbol	Description	Min	Typical	Max	Unit	Load
$t_{per1}$	Period, RxFrameOut_n and TxFrameOut_n	—	125	—	$\mu\text{s}$	—
$t_{pwh1}$	Pulse Width High, RxFrameOut_n and TxFrameOut_n	12	—	—	$\mu\text{s}$	20 pF
$t_{pwl1}$	Pulse Width Low, RxFrameOut_n and TxFrameOut_n	100	—	—	$\mu\text{s}$	20 pF
$t_{pd}$	Propagation delay, RxFrameOut_n/ TxFrameOut_n from the rising edge of TxFrameIn_n	50	—	0.06	ns	20 pF
$t_{per2}$	Period, TxFrameIn_n	—	125	—	$\mu\text{s}$	—
$t_{pwh2}$	Pulse Width High, TxFrameIn_n	0.06	—	—	$\mu\text{s}$	—
$t_{pwl2}$	Pulse Width Low, TxFrameIn_n	0.06	—	—	$\mu\text{s}$	—

### 5.1.9 Rx8kHz Interface Timing

Figure 5-14 and Table 5-14 illustrate the timing requirements and characteristics of the Rx8kHz interface.

Figure 5-14. Rx8kHz Timing Diagram



100518\_050

Table 5-14. Rx8kHz Timing Table

Symbol	Description	Min	Typical	Max	Unit	Load
$t_{per}$	Period	—	125	—	$\mu$ S	20 pF
$t_{pwh}$	Pulse Width High	56	—	—	$\mu$ S	20 pF
$t_{pwl}$	Pulse Width Low	56	—	—	$\mu$ S	20 pF

### 5.1.10 E1/E2 Interface Timing

Figure 5-15 and Table 5-15 illustrate the timing requirements and characteristics of the E1/E2 interface.

Figure 5-15. E1/E2 Timing Diagram




Table 5-15. E1/E2 Timing Table

Symbol	Description	Min	Typical	Max	Unit	Load
$t_{per}$	Period, e1e2_clk_n	—	488.28	—	ns	
$t_{pwh}$	Pulse Width High, e1e2_clk_n	219	—	—	ns	20 pF
$t_{pwl}$	Pulse Width Low, e1e2_clk_n	219	—	—	ns	20 pF
$t_{sper}$	Period, e1e2_sync_n	—	125	—	$\mu$ s	20 pF
$t_{pd}$	Propagation Delay, e1e2_sync_n, RxE1_n, and RxE2_n	50	—	—	ns	20 pF
$t_{txsu}$	TxE1_n setup to e1e2_clk_n fall	5	—	—	ns	
$t_{txhd}$	TxE1_n hold from e1e2_clk_n fall	2	—	—	ns	

## 5.2 Absolute Maximum Ratings

The absolute maximum ratings listed in [Table 5-16](#) are the maximum stresses that the device can tolerate without risking permanent damage. These ratings are not typical of normal operation of the device. Exposure to absolute maximum rating conditions for extended periods of time may affect the device's reliability. This device should be handled as an ESD-sensitive device. Voltage on any signal pin that exceeds the power supply voltage by more than +0.5 V can induce destructive latchup.

**Table 5-16. Absolute Maximum Ratings**

Parameter	Value
Supply Voltage	3.3 V $\pm$ 5% VDD and AVDD
Operating Power Consumption	2.30 W
Operating Temperature @ 100 LFM <sup>(1)</sup>	-40 °C to +85 °C
Storage Temperature	-40 °C to +125 °C
Ambient Temperature under Bias	-40 °C to +85 °C
Lead Temperature	+240 °C for 10 seconds
Junction Temperature	+150 °C
Static Discharge Voltage - Human Body Model	$\pm$ 1500 V @ 25 °C
Static Discharge Voltage - Charged Device Model	$\pm$ 350 V @ 25 °C
Latch-up Voltage - Power Supply Pin	5.5 V @ 125 °C
Latch-up Current - I/O Pin	$\pm$ 200 mA @ 125 °C
<b>Footnote:</b> (1) Airflow requirement is 0 LFM for this ambient temperature range.	

## 5.3 DC Characteristics

This section describes the DC characteristics of the CX29600. The typical conditions are listed below, and the DC characteristics are listed in [Table 5-17](#).

Typical conditions:  $V_{DD} = AV_{DD} = 3.3 \text{ V}$   
 $T_A = 25 \text{ }^\circ\text{C}$   
 $V_{DD} \leq V_{GG} \leq 5.5 \text{ V}$   
 $3.135 \leq V_{DD} \leq 3.465 \text{ V}$   
 $V_{DD} \leq V_{GG} \leq 5.5 \text{ V}$   
 $-40 \text{ }^\circ\text{C} \leq T_A \leq 85 \text{ }^\circ\text{C}$   
 @ 100 LFM<sup>(1)</sup>

**NOTE(S):**

(1) See footnote to [Table 5-16](#) regarding airflow requirements for the device.

**Table 5-17. DC Characteristics**

Parameter	Min	Max	Unit	Conditions
Input Low Voltage (VIL)				
5V-Tolerant TTL	0	0.8	V DC	
Input High Voltage (VIH)				
5V-Tolerant TTL	2.0	5.25	V DC	
TTL Output Low Voltage (VOL)		0.4	V DC	$I_{OH} = 4.0 \text{ mA}$
TTL Output High Voltage (VOH)	2.4		V DC	$I_{OH} = 1500 \text{ } \mu\text{A}$
Pull-Up Resistance (Rpu)	15	75	kOhms	
Input Leakage Current	-10	10	$\mu\text{A}$	$V_{in} = \text{PWR or GND}$
Three-state Output Leakage Current	-10	10	$\mu\text{A}$	$V_{out} = \text{PWR or GND}$
Input Capacitance		7	pF	
Output Capacitance		7	pF	
Bidirectional Capacitance		7	pF	
NOTE: All outputs are TTL drive levels and can be used with 3 V CMOS or 5 V TTL logic.				

### 5.3.1 PECL Input

The PECL input DC characteristics are shown in [Table 5-18](#).

**Table 5-18. PECL—Input Characteristics**

Symbol	Parameter	Min.	Typical	Max.	Units
$V_{cm}$	Common mode voltage	$V_{dd} - 1.6$	$V_{dd} - 1.55$	$V_{dd} - 1.2$	V
$V_{diff}$	Differential mode voltage	200	400	800	mV
$V_{ih}$	High voltage	$V_{dd} - 1.2$	$V_{dd} - 1.0$	$V_{dd} - 0.9$	V
$V_{il}$	Low voltage	$V_{dd} - 2.0$	$V_{dd} - 2.1$	$V_{dd} - 1.5$	V

NOTE: All PECL voltages are referenced to ground.

### 5.3.2 PECL Output

The PECL output DC characteristics are shown in [Table 5-19](#).

**Table 5-19. PECL—Output Characteristics**

Symbol	Parameter	Min.	Typical	Max.	Units
$V_{cm}$	Common mode voltage	$V_{dd} - 1.55$	$V_{dd} - 1.37$	$V_{dd} - 1.23$	V
$V_{diff}$	Differential mode voltage	700	850	900	mV
$V_{oh}$	High voltage	$V_{dd} - 1.10$	$V_{dd} - 0.95$	$V_{dd} - 0.80$	V
$V_{ol}$	Low voltage	$V_{dd} - 2.0$	$V_{dd} - 1.80$	$V_{dd} - 1.65$	V
	Rise/fall time	—	120	150	ps

NOTE:

### 5.3.3 Single-ended PECL Input (LSigDet)

The single-ended PECL input DC characteristics are shown in [Table 5-20](#).

**Table 5-20. Single-ended PECL Table**


Symbol	Parameter	Minimum	Typical	Maximum
$V_{ih}$	—	2.10 V	—	—
$V_{il}$	—	—	—	1.86 V
$I_{ih}$	—	—	—	10 $\mu$ A
$I_{il}$	—	-10 $\mu$ A	—	—



### 5.3.4 Low Voltage PECL (LVPECL) Interface Example

Figure 5-16 illustrates interfacing a 3.3 V optical transceiver to the CX29600 device.

Figure 5-16. LVPECL Interface




100518\_038

### 5.3.5 PECL to LVPECL Interface Example

Figure 5-17 illustrates interfacing a 5.0 V optical transceiver to the 3.3 V CX29600 device.

Figure 5-17. PECL to Low Voltage PECL (LVPECL) Interface



500243\_004

## 5.4 Mechanical Specifications

[Figure 5-19](#) and [Figure 5-18](#) illustrate the ballout information for the CX29600 STS-3 SONET Multiplexer from the top and bottom views. It is a single CMOS integrated circuit packaged in a 416-pin PBGA. All unused input pins should be connected to ground. Unused outputs should be left unconnected. Pin listings are provided in [Table 5-21](#).

[Figure 5-20](#) illustrates a mechanical drawing of the device.

Figure 5-18. CX29600 Ballout Diagram (Top View)




Figure 5-19. CX29600 Ballout Diagram (Bottom View)





Figure 5-20. CX29600 Mechanical Drawing



100518\_001

**Table 5-21. Listing of Pin Numbers and Labels (Numeric Order) (1 of 4)**

Pin Number	Pin Label	I/O <sup>(1)</sup>	Pin Number	Pin Label	I/O <sup>(1)</sup>	Pin Number	Pin Label	I/O <sup>(1)</sup>
A1	AVSS	—	B10	MA[2]	I	C19	STxData[3]	I
A2	Reserved - NC	—	B11	MAD[6]	I/O	C20	STxPrty	I
A3	Reserved - NC	—	B12	MAD[3]	I/O	C21	SRxStart[1]	0
A4	ScanMode	I	B13	MAD[0]	I/O	C22	SRxData[7]	0
A5	TDI	I	B14	StatOut[1]	0	C23	SRxData[3]	0
A6	Reset*	I	B15	Reserved - NC	—	C24	VSS	—
A7	MRW*	I	B16	Reserved - NC	—	C25	Reserved - VSS	—
A8	MA[10]	I	B17	STxData[6]	I	C26	Reserved - VSS	—
A9	MA[8]	I	B18	STxData[4]	I	D1	LTxData+	0
A10	MA[4]	I	B19	STxData[0]	I	D2	LTxCk+	0
A11	MA[0]	I	B20	STxStart	0	D3	VSS	—
A12	MAD[5]	I/O	B21	SRxStart[3]	0	D4	AVSS	—
A13	MAD[1]	I/O	B22	SRxData[5]	0	D5	TRST*	I
A14	MIIntr*	OD	B23	SRxData[2]	0	D6	OneSecIn	I
A15	Reserved - NC	—	B24	SRxData[0]	0	D7	VDD	—
A16	Reserved - NC	—	B25	VSS	—	D8	MRD*	I
A17	STxHSClk	0	B26	Reserved - NC	—	D9	Ref8KClk	I
A18	STxData[5]	I	C1	LTxCkIn-	I	D10	MA[5]	I
A19	STxData[2]	I	C2	LTxCk-	0	D11	VDD	—
A20	STxCk	0	C3	AVSS	—	D12	MA[1]	I
A21	SRxCk	0	C4	Rx8kHz	0	D13	VSS	—
A22	SRxHSClk	0	C5	TxTstClk	0	D14	VSS	—
A23	SRxData[4]	0	C6	TMS	I	D15	MCk	I
A24	SRxData[1]	0	C7	VGG	—	D16	VDD	—
A25	SRxPrty	0	C8	MMode	I	D17	Reserved - NC	—
A26	VSS	—	C9	MCS*	I	D18	VSS	—
B1	LTxCkIn+	I	C10	MA[7]	I	D19	STxData[1]	I
B2	AVSS	—	C11	MA[3]	I	D20	VDD	—
B3	RxTstClk	0	C12	MAD[7]	I/O	D21	SRxStart[2]	0
B4	TCK	I	C13	MAD[4]	I/O	D22	SRxData[6]	0
B5	TDO	0	C14	MAD[2]	I/O	D23	VSS	—
B6	OneSecOut	0	C15	MTA*	0	D24	Reserved - VSS	—
B7	MTS*	I	C16	StatOut[0]	0	D25	Reserved - VSS	—
B8	MA[9]	I	C17	Reserved - NC	—	D26	Reserved - VSS	—
B9	MA[6]	I	C18	STxData[7]	I	E1	LTxData-	0

**Table 5-21. Listing of Pin Numbers and Labels (Numeric Order) (2 of 4)**

Pin Number	Pin Label	I/O <sup>(1)</sup>	Pin Number	Pin Label	I/O <sup>(1)</sup>	Pin Number	Pin Label	I/O <sup>(1)</sup>
E2	Reserved - VDD	—	J23	VSS	—	L26	Reserved - VSS	—
E3	AVDD	—	J24	Reserved - NC	—	M1	Reserved - VDD	—
E4	LRxPFP	I	J25	Reserved - NC	—	M2	Reserved - VDD	—
E23	Reserved - VSS	—	J26	Reserved - NC	—	M3	AVDD	—
E24	Reserved - VSS	—	K1	Reserved - NC	—	M4	LTxPFN	I
E25	Reserved - NC	—	K2	Reserved - NC	—	M10	AVSS	—
E26	Reserved - VSS	—	K3	AVDD	—	M11	AVSS	—
F1	LSigDet	I	K4	Reserved - NC	—	M12	VSS	—
F2	Reserved - VDD	—	K10	VSS	—	M13	VSS	—
F3	AVDD	—	K11	VSS	—	M14	VSS	—
F4	LRxPFN	I	K12	VSS	—	M15	VSS	—
F23	Reserved - NC	—	K13	VSS	—	M16	VSS	—
F24	Reserved - VSS	—	K14	VSS	—	M17	VSS	—
F25	Reserved - NC	—	K15	VSS	—	M23	Reserved - VSS	—
F26	Reserved - NC	—	K16	VSS	—	M24	Reserved - VSS	—
G1	LRxData-	I	K17	VSS	—	M25	Reserved - VSS	—
G2	LRxCIk+	I	K23	Reserved - NC	—	M26	Reserved - VSS	—
G3	AVDD	—	K24	Reserved - NC	—	N1	Reserved - VDD	—
G4	AVDD	—	K25	Reserved - VSS	—	N2	RxPLLCIk	I
G23	VDD	—	K26	Reserved - NC	—	N3	AVSS	—
G24	Reserved - NC	—	L1	Reserved - VDD	—	N4	ExtRes	I
G25	Reserved - NC	—	L2	Reserved - VDD	—	N10	AVSS	—
G26	Reserved - NC	—	L3	AVDD	—	N11	AVSS	—
H1	LRxData+	I	L4	LTxPFP	I	N12	VSS	—
H2	LRxCIk-	I	L10	AVSS	—	N13	VSS	—
H3	AVDD	—	L11	VSS	—	N14	VSS	—
H4	AVDD	—	L12	VSS	—	N15	VSS	—
H23	Reserved - NC	—	L13	VSS	—	N16	VSS	—
H24	Reserved - NC	—	L14	VSS	—	N17	VSS	—
H25	Reserved - NC	—	L15	VSS	—	N23	VSS	—
H26	Reserved - NC	—	L16	VSS	—	N24	Reserved - VSS	—
J1	Reserved - NC	—	L17	VSS	—	N25	Reserved - NC	—
J2	Reserved - NC	—	L23	VDD	—	N26	Reserved - NC	—
J3	AVDD	—	L24	Reserved - VSS	—	P1	Reserved - NC	—
J4	Reserved - NC	—	L25	Reserved - VSS	—	P2	LTxSynRef	I



**Table 5-21. Listing of Pin Numbers and Labels (Numeric Order) (3 of 4)**

Pin Number	Pin Label	I/O <sup>(1)</sup>	Pin Number	Pin Label	I/O <sup>(1)</sup>	Pin Number	Pin Label	I/O <sup>(1)</sup>
P3	AVSS	—	T11	VSS	—	W1	Reserved - NC	—
P4	AVSS	—	T12	VSS	—	W2	Reserved - VDD	—
P10	AVSS	—	T13	VSS	—	W3	AVDD	—
P11	AVSS	—	T14	VSS	—	W4	AVSS	—
P12	VSS	—	T15	VSS	—	W23	Reserved - VSS	—
P13	VSS	—	T16	VSS	—	W24	Reserved - VSS	—
P14	VSS	—	T17	VSS	—	W25	Reserved - VSS	—
P15	VSS	—	T23	VDD	—	W26	Reserved - VSS	—
P16	VSS	—	T24	Reserved - NC	—	Y1	Reserved - NC	—
P17	VSS	—	T25	Reserved - NC	—	Y2	Reserved - VDD	—
P23	VSS	—	T26	Reserved - NC	—	Y3	AVDD	—
P24	Reserved - NC	—	U1	Reserved - VDD	—	Y4	Reserved - NC	—
P25	Reserved - NC	—	U2	Reserved - VDD	—	Y23	VDD	—
P26	Reserved - NC	—	U3	AVDD	—	Y24	Reserved - VSS	—
R1	Reserved - NC	—	U4	Reserved - NC	—	Y25	Reserved - VSS	—
R2	Reserved - NC	—	U10	VSS	—	Y26	Reserved - VSS	—
R3	AVDD	—	U11	VSS	—	AA1	Reserved - VDD	—
R4	AVDD	—	U12	VSS	—	AA2	Reserved - NC	—
R10	AVSS	—	U13	VSS	—	AA3	AVDD	—
R11	AVSS	—	U14	VSS	—	AA4	Reserved - NC	—
R12	VSS	—	U15	VSS	—	AA23	Reserved - NC	—
R13	VSS	—	U16	VSS	—	AA24	Reserved - NC	—
R14	VSS	—	U17	VSS	—	AA25	Reserved - NC	—
R15	VSS	—	U23	Reserved - NC	—	AA26	Reserved - NC	—
R16	VSS	—	U24	Reserved - NC	—	AB1	Reserved - VDD	—
R17	VSS	—	U25	Reserved - NC	—	AB2	Reserved - NC	—
R23	Reserved - NC	—	U26	Reserved - NC	—	AB3	AVDD	—
R24	Reserved - NC	—	V1	Reserved - VDD	—	AB4	Reserved - NC	—
R25	Reserved - NC	—	V2	Reserved - VDD	—	AB23	Reserved - NC	—
R26	Reserved - NC	—	V3	AVDD	—	AB24	Reserved - NC	—
T1	Reserved - VDD	—	V4	AVDD	—	AB25	Reserved - NC	—
T2	Reserved - NC	—	V23	VSS	—	AB26	Reserved - NC	—
T3	AVDD	—	V24	Reserved - NC	—	AC1	Reserved - VDD	—
T4	Reserved - NC	—	V25	Reserved - VSS	—	AC2	Reserved - VDD	—
T10	AVSS	—	V26	Reserved - VSS	—	AC3	AVDD	—

**Table 5-21. Listing of Pin Numbers and Labels (Numeric Order) (4 of 4)**

Pin Number	Pin Label	I/O <sup>(1)</sup>	Pin Number	Pin Label	I/O <sup>(1)</sup>	Pin Number	Pin Label	I/O <sup>(1)</sup>
AC4	AVSS	—	AD13	Reserved - NC	—	AE22	RxFrameOut	0
AC5	Reserved - NC	—	AD14	Reserved - NC	—	AE23	RxDLCC_Dat	0
AC6	Reserved - NC	—	AD15	Reserved - VSS	—	AE24	Reserved - NC	—
AC7	VDD	—	AD16	Reserved - NC	—	AE25	VSS	—
AC8	Reserved - NC	—	AD17	Reserved - NC	—	AE26	Reserved - NC	—
AC9	VSS	—	AD18	Reserved - NC	—	AF1	AVSS	—
AC10	Reserved - NC	—	AD19	TxSDCC_Clk	0	AF2	Reserved - NC	—
AC11	VDD	—	AD20	TxE2	I	AF3	Reserved - NC	—
AC12	Reserved - NC	—	AD21	RxSDCC_Clk	0	AF4	Reserved - NC	—
AC13	VSS	—	AD22	RxE2	0	AF5	Reserved - NC	—
AC14	VSS	—	AD23	E1E2_Clk	0	AF6	Reserved - VSS	—
AC15	Reserved - VSS	—	AD24	VSS	—	AF7	Reserved - NC	—
AC16	VDD	—	AD25	Reserved - NC	—	AF8	Reserved - NC	—
AC17	Reserved - NC	—	AD26	Reserved - NC	—	AF9	Reserved - NC	—
AC18	VSS	—	AE1	Reserved - VDD	—	AF10	Reserved - VSS	—
AC19	TxFrameOut	0	AE2	AVSS	—	AF11	Reserved - VSS	—
AC20	VDD	—	AE3	Reserved - NC	—	AF12	Reserved - NC	—
AC21	TxDLCC_Clk	0	AE4	Reserved - NC	—	AF13	Reserved - NC	—
AC22	RxDLCC_Clk	0	AE5	Reserved - VSS	—	AF14	Reserved - NC	—
AC23	VSS	—	AE6	Reserved - VSS	—	AF15	Reserved - VSS	—
AC24	Reserved - NC	—	AE7	Reserved - NC	—	AF16	Reserved - NC	—
AC25	Reserved - NC	—	AE8	Reserved - NC	—	AF17	Reserved - NC	—
AC26	Reserved - NC	—	AE9	Reserved - NC	—	AF18	Reserved - NC	—
AD1	Reserved - VDD	—	AE10	Reserved - VSS	—	AF19	Reserved - NC	—
AD2	Reserved - VDD	—	AE11	Reserved - VSS	—	AF20	TxSDCC_Dat	I
AD3	AVSS	—	AE12	Reserved - VSS	—	AF21	TxE1	I
AD4	Reserved - NC	—	AE13	Reserved - NC	—	AF22	RxSDCC_Dat	0
AD5	Reserved - VSS	—	AE14	Reserved - NC	—	AF23	RxE1	0
AD6	Reserved - VSS	—	AE15	Reserved - VSS	—	AF24	E1E2_sync	0
AD7	Reserved - NC	—	AE16	Reserved - NC	—	AF25	Reserved - NC	—
AD8	Reserved - NC	—	AE17	Reserved - VSS	—	AF26	VSS	—
AD9	Reserved - NC	—	AE18	Reserved - NC	—			
AD10	Reserved - NC	—	AE19	Reserved - NC	—			
AD11	Reserved - NC	—	AE20	TxFrameIn	I			
AD12	Reserved - NC	—	AE21	TxDLCC_Dat	I			

**NOTE(S):****(1)Key:**

I = Input

O = Output

OD = Open Drain Output


The symbol (\*) indicates Active Low

# Appendix A : CX29600 Software Overview

---

The Mindspeed CX29600 software consists of two layers. The purpose of the lowest layer, the Hardware Programming Interface (HPI), is to abstract the hardware details from the interface user. The HPI provides a broad interface allowing access to all (software accessible) device features. The Device Driver Programming Interface (DDPI) utilizes the HPI to provide an interface closer to a device driver's requirements. The software is designed to be easily portable across operating systems and hardware system architectures. [Figure A-1](#) illustrates, conceptually, the CX29600 software architecture.

**Figure A-1. Conceptual Software Architecture**



The CX29600 software features are:

- Device initialization, configuration, management, and shutdown capabilities.
- Full device feature support.
- Modular software architecture.
- Portable across Operating Systems.
- Embedded software friendly ANSI C implementation.
- Supports multiple CX29600 devices.
- Maintains applicable SONET/SDH MIB/RFC 2558 statistics.

## A.1 HPI Overview

The HPI layer performs these key functions:

- Device initialization, configuration, and shutdown
- SONET/SDH Section, Line, and Path overhead management
- Error insertion
- Loopback configuration
- Status and Interrupt processing
- Counter retrieval

The HPI provides complete device functionality yet abstracts the HPI user from the register details and bit manipulation.

### A.1.1 Device Initialization, Configuration, and Shutdown

The CX29600 device is highly flexible and configurable. The initialization component of the HPI provides a simple and efficient means of initializing the device to a default state.

The configuration component of the HPI allows the user to configure the device in any of the supported modes of operation.

It should be noted that certain configurable features of the device can be enabled or disabled during run time, while others should not be configured at any time other than during the initialization process.

### A.1.2 SONET Overhead Management

The CX29600 device provides extensive SONET/SDH overhead processing capabilities. The CX29600 HPI allows the user to use these capabilities for Section, Line, and Path overhead processing, as well as error insertion and other capabilities.

### A.1.3 Status and Interrupt Processing

The CX29600 HPI allows the user to configure interrupts and process received interrupts indicators. The HPI accommodates polling of status registers.

### A.1.4 Error Insertion

The CX29600 allows the user to inject various types of errors into the following transmitted SONET overhead bytes: A1, B1, B2, B3, M1 and G1.

### A.1.5 Loopback Configuration

The CX29600 HPI allows the user to enable and disable Source and Line loopbacks on the device.

## A.1.6 Counter Retrieval

The CX29600 HPI provides primitives to retrieve section, line, and path counter values. The HPI performs all necessary register operations to retrieve the complete counter values, not just the high, medium, or low register byte value.

## A.1.7 Register Mirrors

On some system architectures the operation of reading across buses can be slow. This can affect the performance of other devices on the system.

Therefore to minimize the impact of reading CX29600 registers on other devices, the CX29600 HPI can be compiled with a software mirror that is used to store the values of those CX29600 registers which do not change under normal conditions. Having a local copy of the register value reduces the expensive bus read operations. Those device registers that may change during normal operations (i.e., counters and status registers are not mirrored and therefore have to be read each time).

## A.2 DDPI Overview

The CX29600 DDPI layer performs these key functions:

- Aggregates HPI primitives to provide device driver type primitives.
- Device initialization, configuration, and shutdown capability.
- SONET/SDH Overhead, Status, and Interrupt processing.
- Maintains applicable SONET/SDH RFC 2558 MIB statistics and counters.

The purpose of the DDPI is to simplify the initialization, configuration and utilization of the CX29600 device. The DDPI further abstracts the device use from the specific hardware details.

The DDPI layer incorporates the HPI primitives to create a smaller interface of primitives that is suited for use by a device driver wrapper layer. Internal to each DDPI primitive, the DDPI layer sequences the required HPI calls to perform the required operation.

### A.2.1 Device Initialization, Configuration, and Shutdown Capability

The DDPI is responsible for initialization, configuration, management, event processing and shutdown of the CX29600 device.

The DDPI provides an initialization primitive to put the specified CX29600 device into a default state. The default state may be altered according to the specified parameters. It is possible to initialize the CX29600 device in a different sequence. However, by using the DDPI the initialization is performed in a known, consistent, and controlled fashion.

After initialization, the device may require additional configuration. Because some configuration may only occur during initialization, the DDPI ensures the device is not put in an invalid operational condition.

### A.2.2 SONET Overhead, Status and Interrupt Processing

The CX29600 DDPI primitives can be found in the CX29600 Software Driver Package (CX29600DRV OptiPHY™).

### A.2.3 Statistics and Counter Retrieval

The DDPI is responsible for managing the statistics gathering and counter processing for the support of the SONET/SDH Interface MIB (RFC 2558). This is achieved by collecting the appropriate counter values and status from the device each second. These are processed in-order to maintain the object identifiers defined in the MIB. Only those object identifiers supported by the device can be supported. VT related objects are therefore not supported. In addition to the MIB statistics, raw counter values are accessible through the DDPI.

## **A.3 General CX29600 Software Features**

The following features are applicable across both the HPI and DDPI software.

### **A.3.1 Portability**

The software is portable across operating systems and hardware. This is done using C macros to abstract the dependencies from the source code and defining these macros in specific porting header files. This makes porting simpler as the operating system or system specific calls are located in a single file.

### **A.3.2 Reentrancy**

The HPI and DDPI support reentrancy. This is designed to prevent resource contention when two threads are using the HPI or DDPI.

### **A.3.3 Error codes**

If either the HPI or DDPI determines incorrect parameters have been passed or an invalid situation has occurred in the software, the particular software layer will return an error code to the software layer above. The CX29600 software has a rich error logging library to aid the debugging and diagnoses of these problems.

### **A.3.4 Integration and Performance Friendly**

The CX29600 software employs a compile-time option to validate received parameters.

Typically, software integration involves eliminating the passing of invalid parameters to functions. The CX29600 HPI and DDPI software provides stringent parameter checks to identify these problems. The return of an error code indicates that an error is detected. After integration and confidence has been obtained, these parameter check routines may be removed by excluding the compile time flag. This ensures run-time performance is not affected by this debug code.

### **A.3.5 Multiple Device Support**

The HPI and DDPI software supports multiple CX29600 devices.

### **A.3.6 Common libraries**

To improve code re-use and reliability, the HPI and DDPI software uses a series of C function libraries for lists, error log mechanisms, string handling, etc. These libraries are included in the software package.





# Appendix B : Related Standards

---

The following is a list of standards relevant to the CX29600.

- *Bellcore Specification T1S1/92-185*
- *Bellcore Spec. GR-253-CORE: Synchronous Optical Network (SONET) Transport Systems: Common Generic Criteria, Issue 1, Dec. 1994*
- *ITU Recommendation G.707, "Network node interface for the synchronous digital hierarchy (SDH)," 1996*
- *ITU Recommendation G.709, "Synchronous Multiplexing Structure," 1990*
- *ANSI T1.105: Synchronous Optical Network (SONET)—Basic Description Including Multiplex Structure, Rates and Formats, 1995*

All of these documents can be obtained from the following companies:

Bellcore  
Customer Service  
8 Corporate Place - Room 3C-183  
Piscataway, NJ 08854-4156  
1-800-521-CORE

PCI Special Interest Group  
P.O. Box 14070  
Portland, OR 97214  
1-800-433-5177  
1-503-797-4207

For ITU documents:

Omnicom  
Phillips Business Information  
1201 Seven Locks Road,  
Suite 300  
Potomac, MD 20854  
1-800 OMNICO (666-4266)  
New York, NY 10036  
1-212-642-4900



**MINDSPEED™**

**[www.mindspeed.com](http://www.mindspeed.com)**

General Information:  
(949) 579-3000  
Headquarters - Newport Beach  
4000 MacArthur Boulevard  
Newport Beach, CA. 92660