HD68000/HD68HC000 **MPU** (Micro Processing Unit)

- HD68000 -

The HD68000 is the first in a family of advanced microprocessors from Hitachi. Utilizing VLSI technology, the HD68000 is a fully-implemented 16-bit microprocessor with 32-bit registers, a rich basic instruction set, and versatile addressing modes.

The HD68000 possesses an asynchronous bus structure with a 24-bit address bus and a 16-bit data bus.

FEATURES

- 32-Bit Data and Address Registers
- 16 Megabyte Direct Addressing Range
- 56 Powerful Instruction Types
- Operations of Five Main Data Types
- Memory Mapped I/O
- 14 Addressing Modes


- HD68HC000 --

The HD68HC000 is a 16-bit microprocessor of HD68000 family, which is exactly compatible with the conventional HD68000.

The HD68HC000 is a complete CMOS device and the power dissipation is extremely low.

FEATURES

- Instruction Compatible with NMOS HD68000
- Pin Compatible with NMOS HD68000
- AC Timing Compatible with NMOS HD68000
- Low Power Dissipation (I_{CC} typ = 20 mA, I_{CC} max =35 mA •
 - at f = 12.5 MHz)



4

TYPE OF PRODUCTS

Type No.	Process	Clock Frequency (MHz)	Package
HD68000-8		8.0	20.01
HD68000-10		10.0	DC-64
HD68000-12	1	12.5	
HD68000Y8	1	8.0	004.00
HD68000Y-10		10.0	PGA-68
HD68000Y-12	NMOS	12.5	
HD68000P8	1	8.0	DP-64
HD68000P98	1	8.0	DP-64S
HD68000CP8	1	8.0	CP-68
HD68HC000-8		8.0	
HD68HC000-10]	10.0	DC-64
HD68HC000-12]	12.5	DC-04
HD68HC000¥8		8.0	
HD68HC000Y-10		10.0	PGA-68
HD68HC000Y-12	I	12.5	
HD68HC000R8		8.0	
HD68HC000P-10	CMOS	10.0	DP-64
HD68HC000P12	I	12.5	
HD68HC000P98		8.0	
HD68HC000PS10		10.0	DP-64S
HD68HC000PS12		12.5	
HD68HC000CP8		8.0	
HD68HC000CP10		10.0	CP-68
HD68HC000CP12		12.5	

(Note) HD68000 refers to the NMOS version 68000, and HD68HC000 refers to the CMOS version 68000. 68000 stands for NMOS and CMOS version.


 Openation
 Openation

 908
 Hitachi America, Ltd. • Hitachi Plaza • 2000 Sierra Point Pkwy. • Brisbane, CA 94005-1819 • (415) 589-8300

PIN ARRANGEMENT

DC-64, DP-64, DP-64S

D4 TO D3 TO D2 TO	64 D5 63 D6 63 D6 63 D7 61 D8 60 D9 63 D10 58 D11 57 D12 69 D13 59 D14 54 D15 53 Vss 52 A23 51 A22 50 A21 49 Vcc 48 A20 47 A19 46 A17 44 A16 43 A15
	53 Vss
BR 13	
VPA 21	
IPL ₂ 28	42 A14
IPL1 24	41 A13
IPL025 FC2 26	40 A12 39 A11
FC1 27	38 A ₁₀
FC1 27	37 A9
A1 29	36 A8
A2 30	35 A7
A3 31	34 A6
A4 32	33 A5
-	(Top View)



4

ABSOLUTE MAXIMUM RATINGS

ltem	Symbol	HD68000	HD68HC000	11-10
	Syntool	Value	Value	- Unit
Supply Voltage	Vcc*	-0.3~+7.0	-0.3 ~ +6.5	V
Input Voltage	Vin*	-0.3~+7.0	-0.3 ~ +6.5	v
Operating Temperature Range	Topr	0~+70	0~+70	°c
Storage Temperature	T _{stg}	-55~+150	-55 ~ +150	°C

*With respect to VSS (SYSTEM GND)

(NOTE) Permanent LSI damage may occur if maximum ratings are exceeded. Normal operation should be under recommended operating conditions. If these conditions are exceeded, it could affect reliability of LSI.

Since the HD68HC000 is a C-MOS device, users are expected to be cautious on "latch-up" problem caused by voltage fracturations.

RECOMMENDED OPERATING CONDITIONS

lte	m	Symbol	HD68000		H	0	Unit		
		Symbol	min	typ	max	min	typ	max	Unit
Supply Voltage		Vcc*	4.75	5.0	5.25	4.75	5.0	5.25	v
	CLK		20		v	2.8		Vcc	·····
Input Voltage	Other Inputs	√ ин*	2.0	-	Vcc	2.0	_	Vcc	v
	All Inputs	V _{IL} *	-0.3		0.8	-0.3	<u></u>	0.8	v
Operating Temper	ature	Topr	0	25	70	0	25	70	°C

* With respect to $\mathsf{V}_{\textbf{SS}}$ (SYSTEM GND)


ELECTRICAL CHARACTERISTICS

• DC CHARACTERISTICS (V_{CC} = 5V \pm 5%, V_{3S} = 0V, Te = 0 \sim +70°C, Fig. 1, unless otherwise noted.)

				HD68	000	HD68H	C000	Uni
	Item	Symbol	Test Condition	min	max	min	max	0
Input "High" Voitage	CLK	ViH		2.0	Vcc	2.8 2.0	V _{CC}	v
Input "Low" Voltage	Other Inputs	VIL		V _{SS} -0.3	0.8	V _{SS} -0.3	0.8	V
	$\frac{\text{BERR, BGACK, BR, DTACK,}}{\text{IPL}_0 \sim \text{IPL}_2, \text{VPA, CLK}}$			-	2.5	-	2.5	
Input Leakage Current	HALT, RES	1 lin	Ø 5.25∨	-	20	_	20	μ/
Three-State (Off State) Input Current	\overline{AS} $A_1 \sim A_{22}$, $D_0 \sim D_{14}$	I _{TSI}	@ 2.4∨/0.4∨	_	20	-	20	μ
Output "High" Voltsge	\overrightarrow{AS} , $A_1 \sim A_{23}$, \overrightarrow{BG} , $D_0 \sim D_{15}$, $FC_0 \sim FC_2$, LDS, R/W, UDS, \overrightarrow{VMA} , E	V _{OH}	I _{OH} = -400µА			V _{CC} -075	-	v
	E*			V _{CC} -075				
	HALT	4	I _{OL} =1.6 mA		0.5		0.5	ł
Output "Low" Voltage	$A_1 \sim A_{23}$, \overline{BG} , $FC_0 \sim FC_2$		l _{OL} =3.2 mA		0.5		0.5	4
Output Low voltage	RES		I _{OL} =5.0 mA	-	0.5		0.5	V
			l _{OL} =5.3 mA	_	0.5		0.5	ļ
	CERAMIC PACKAGE		f = 6 MHz f = 8 MHz f = 10 MHz	-	1.5			
Power Dissipation		PD	f = 12.5 MHz	-	1.75		- 1	N
	PLASTIC PACKAGE		f = 8 MHz, V _{CC} = 5V, Ta = 25°C	_	0.9			
<u> </u>			f = 8 MHz	-	-		25	
Current Dissipation		10**	f = 10 MHz		-		30	m
- F -			f = 12.5 MHz		L		35	
Capacitance (Package T	ype Dependent)	C _{in}	$V_{in} = 0V,$ Ta = 25°C, f = 1 MHz	-	20.0	-	20.0	p

*With external pull up resistor of 1.1 k Ω .

**Without load.






@нітасні

Hitachi America, Ltd. • Hitachi Plaza • 2000 Sierra Point Pkwy. • Brisbane, CA 94005-1819 • (415) 589-8300 91 1

• AC CHARACTERISTICS (V_{CC} = 5V \pm 5%, V_{SS} = 0V, Ta = 0 \sim +70°C, unless otherwise noted.)

CLOCK TIMING

ltem	Symbol	Test Condition	8 N	8 MHz		MHz	12.5 MHz		Linia
	Symbol .		min	max	min	max	min	max	Unit
Frequency of Operation	f		4.0	8.0	4.0	10.0	4.0	12.5	MHz
Cycle Time	t _{cyc}		125	250	100	250	80	250	ns
	tCL	Fig. 2	55	125	45	125	35	125	ris
Clock Pulse Width	tсн	· ·g	55	125	45	125	35	125	កទ
	t _{Cr}		_	10	+	10	_	5	ns
Rise and Fall Times	tCf		-	10	+	10	-	5	ns



(NOTE)

Timing measurements are referenced to and from a low voltage of 0.8 volt and high a voltage of 2.0 volts, unless otherwise noted. The voltage swing through this range should start outside and pass through the range such that the rise or fall will be linear between 0.8 volt and 2.0 volts.

Figure 2 Clock Input Timing

READ AND WRITE CYCLES

		0	Test	8 N	IHz	10 1	ИНz	12.5	MHz	Unit
Num.	ltem	Symbol	Condition	min	max	min	max	min	max	01111
1	Clock Period	t _{cyc}		125	250	100	250	80	250	ns
2	Clock Width Low	t _{CL}		55	125	45	125	35	125	ns
3	Clock Width High	tсн		55	125	45	125	35	125	n\$
4	Clock Fall Time	tor		-	10	_	10	-	5	ns
5	Clock Rise Time	tCr		-	10	_	10	-	5	ns
6	Clock Low to Address Valid	tCLAV_		-	70		60	_	55*	ns
6A	Clock High to FC Valid	^t CHFCV		-	70	-	60	_	55	ńs
7	Clock High to Address, Data Bus High Impedance (Maximum)	tCHADZ		_	80		70	-	60	ns
8	Clock High to Address, FC Invalid (Minimum)	t CHAFI		0	-	0	_	0	-	ns
91	Clock High to AS, DS Low	t _{CHSL}		0	60	0	55	0	55	ns
112	Address Valid to AS, DS Low (Read)/ AS Low (Write)	tavsl		30	-	20	-	0		ns
11A ²	FC Valid to AS, DS Low (Read)/ AS Low (Write)	t _{FCVSL}		60	_	50	-	40	_	ns
12 ¹	Clock Low to AS, DS High	t _{CLSH}	Fig. 3,		70		55		50	n
13 ²	AS, DS High to Address/FC Invalid	^t SHAFI	Fig. 4	30	_	20	-	10	_	ns
14 ²	AS, DS Width Low (Read)/AS Low (Write)	t _{SL}		240		195	-	160		n
14A ²	DS Width Low (Write)	TDSL		115		95	-	80	-	n
15 ²	AS, DS Width High	t _{SH}		150	-	105		65		n
16	Clock High to Control Bus High Impedance	tchcz]		80		70		60	n
17 ²	AS, DS High to R/W High (Read)	tshrh		40		20		10		n
18 ¹	Clock High to R/W High	тснян		0	70	0	60	0	60	<u>n:</u>
20 ¹	Clock High to R/W Low (Write)	^t CHRL			70	-	60		60	n
20A ⁶	AS Low to R/W Valid (Write)	TASRV	1		20		20		20	n
21 ²	Address Valid to R/W Low (Write)	TAVRL	4	20		0		0		<u>n</u>
21A ²	FC Valid to R/W Low (Write)	4FCVRL		60		50		30	<u> </u>	<u>n</u>
22 ²	R/W Low to DS Low (Write)	"TRLSL		80	<u> </u>	50		30		<u>n</u>
23	Clock Low to Data Out Valid (Write)	t <u>cldo</u>	4	<u> </u>	70	-	55		55	n
25 ²	AS, DS High to Data Out Invalid (Write)	SHDOL	4	30	<u> -</u>	20	<u> </u>	15	-	<u>n</u>
26 ²	Data Out Valid to DS Low (Write)	TDOSL	-	30		20		15	<u> </u>	<u>n</u>
27 ⁵	Data In to Clock Low (Setup Time on Read)	TDICL	4	15		10		10	1	<u> n</u>
28 ²	AS, DS High to DTACK High	tSHDAH	_	0	245	0	190	0	150	n
29	AS, DS High to Data In Invalid (Hold Time on Read)	tshDii		0		0		0	_	n
30	AS, DS High to BERR High	^t SHBEH	4	0		0		0	<u>↓_−</u> _	<u>_</u>
31 ^{2, 5}	DTACK Low to Data In (Setup Time)	TDALDI	1		90		65	+	50	n
32	HALT and RESET Input Transition Time	^t RHr, f		0	200	0	200	0	200	<u></u>
33	Clock High to BG Low	^t CHGL	4	-	70		60	<u> </u>	50	<u>r</u>
34	Clock High to BG High	тснан		-	70	-	60	-	50	<u> </u>
35	BR Low to BG Low	tBRLGL		1.5	90 ns +3.5	1.5	80 ns +3.5		70 ns +3.5	CI Pe

* 57 for HD68HC000

READ AND WRITE CYCLES (CONTINUED)

			Test	8	MHz	10	MHz	12.	5 MHz	
Num.	Item	Symbol	Condition	min	max	min	max	min	max	Unit
36 ⁷	BR High to BG High	^t BRHGH		1.5	90 ns +3.5	1.5	80 ns +3.5	1.5	70 ns +3.5	Cik.Per.
37	BGACK Low to BG High	^t GALGH		1.5	90 ns +3.5	1.5	80 ns +3.5	1.5	70 ns +3.5	Clk.Per.
37.4 ⁸	BGACK Low to BR High	^t galbrh		20	1.5 Clocks	20	1.5 Clocks	20	1.5 Clocks	ns
38	BG Low to Control, Address, Data Bus High Impedance (AS High)	tglz		_	80	-	70	_	60	ns
39	BG Width High	tgн	•	1.5	_	1.5	_	1.5	_	Clk.Per.
40	Clock Low to VMA Low	^tCLVML		-	70		70	_	70	ns
41	Clock Low to E Transition	^t CLET		-	70		55	_	45	ns
42	E Output Rise and Fall Time	^t Er, f		-	25	-	25	-	25	ns
43	VMA Low to E High	^t ∨MLEH	•	200	_	150	-	90	_	ns
44	AS, DS High to VPA High	^t SH∨РН	Fig. 3,	0	120	0	90	0	70	ns
45	E Low to Control, Address Bus Invalid (Address Hold Time)	telcai	Fig. 4	30	-	10	-	10	_	ns
46	BGACK Width Low	^t GAL		1.5		1.5	_	1.5	_	Clk.Per.
47 ⁵	Asynchronous Input Setup Time	tASI		20	-	20	_	20	-	ns
48 ³	BERR Low to DTACK Low	BELDAL		20	_	20	_	20	_	ns
49 ⁹	AS, DS High to E Low	^t SHEL	Ì	-70	70	-55	55	-45	45	ns
50	E Width High	tен	ĺ	450	_	350	_	280	_	ns
51	E Width Low	tει	1	700		550	_	. 440	_	ns
53	Clock High to Data Out Invalid	tchdoi		0	_	0	_	0	_	ns
54	E Low to Data Out Invalid	teldoi	İ	30	-	20	_	15	-	ns
55	R/W to Data Bus Driven	TRLDBD	ļ	30		20	_	10	-	ns
56 ⁴	HALT/RESET Pulse Width	tHRPW		10	_	10	-	10	-	Clk.Per.
57	BGACK High to Control Bus Driven	^t GABD	f	1.5	-	1.5	_	1.5	-	Clk.Per.
58 ⁷	BG High to Control Bus Driven	^t GHBD		1.5	-	1.5	-	1.5	-	Clk.Per.


NOTES:

- 1. For a loading capacitance of less than or equal to 50 picofarads, substract 5 nanoseconds from the value given in the maximum columns.
- 2. Actual value depends on clock period,
- 3. If #47 is satisfied for both DTACK and BERR, #48 may be 0 nanoseconds.
- 4. For power up, the MPU must be held in RES state for 100 ms to allow stabilization of on-chip circuitry. After the system is powered up, #56 refers to the minimum pulse width required to reset the system.
- 5. If the asynchronous setup time (#47) requirements are satisfied, the DTACK low-to-data setup time (#31) requirement can be ignored. The data must only satisfy the date-in clock-low setup time (#27) for the following cycle.
- 6. When AS and R/W are equally loaded (±20%), subtract 10 nanoseconds from the values given in these columns.
- 7. The processor will negate BG and begin driving the bus again if external arbitration logic negates BR before asserting BGACK.
- 8. The minimum value must be met to guarantee proper operation. If the maximum value is exceeded, BG may be reasserted.
- 9. The falling edge of S6 triggers both the negation of the strobes (AS and xDS) and the falling edge of E. Either of these events can occur first, depending upon the loading on each signal. Specification #49 indicates the absolute maximum skew that will occur between the rising edge of the strobes and the falling edge of the E clock.

OFFICE <thOFFICE</th> <thOFFICE</th> <thOFFICE</th


These waveforms should only be referenced in regard to the edge-to-edge measurement of the timing specifications. They are not intended as a functional description of the input and

output signals. Refer to other functional descriptions and their related diagrams for device operation.




NOTES:

- 1. Setup time for the synchronous inputs \overline{BGACK} , $\overline{IPL_{0-2}}$ and \overline{VPA} guarantees their recognition at the next falling edge of the clock.
- 2. BR need fall at this time only in order to insure being recognized at the end of this bus cycle.
- 3. Timing measurements are referenced to and from a low voltage of 0.8 volt and a high voltage 2.0 volts, unless otherwise noted. The voltage swing through this range should start outside and pass through the range such that the rise or fall will be linear between 0.8 volt and 2.0 volts.



These waveforms should only be referenced in regard to the edge-to-edge measurement of the timing specifications. They are not intended as a functional description of the input and output

signals. Refer to other functional descriptions and their related diagrams for device operation.



NOTES:

- Timing measurements are referenced to and from a low voltage of 0.8 volt and a high voltage of 2.0 volts, unless otherwise noted. The voltage swing through this range should start outside and pass through the range such that the rise or fall will be linear between 0.8 volt and 2.0 volts.
- 2. Because of loading variations, R/W may be valid after AS even though both are initiated by the rising edge of S2 (Specification 20A).

Figure 4. Write Cycle Timing


916 HITACHI 916 Hitachi America, Ltd. • Hitachi Plaza • 2000 Sierra Point Pkwy. • Brisbane, CA 94005-1819 • (415) 589-8300

HMCS6800 TIMING

			Test	6 N	ЛНz	8 N	1Hz	10	MHz	12.5	MHz	
Num.	Item	Symbol	Condition	min	max	min	max	min	max	min	max	Unit
12	Clock Low to AS, DS High	^t CLSH		-	80	1	70	+	55	_	50	ns
18	Clock High to R/W High	тснян		0	80	0	70	0	60	0	60	ns
20	Clock High to R/W Low (Write)	t CHRL			80	-	70	_	60	_	60	ns
23	Clock Low to Data Out Valid (Write)	^t CLDO		_	80	-	70	ł	55	-	55	ns
27	Data In to Clock Low (Setup Time on Read)	^t DICL	1 '	25	-	15	-	10	_	10	-	ns
29	AS, DS High to Data In Invalid (Hold Time on Read)	1shdii	Fig. 5,	0	_	0	-	0	-	o	-	ns
40	Clock Low to VMA Low	^t CLVML	Fig. 6	_	80	-	70	-	70	-	70	ns
41	Clock Low to E Transition	^tCLET			35	-	70		55	-	45	ns
42	E Output Rise and Fall Time	^t Er, f			25		25		25	-	25	ns
43	VMA Low to E High	^t ∨MLEH		240	_	200	-	150		90		ns
44	AS, DS High to VPA High	ţsн∨рн		0	160	0	120	0	90	0	70	ns
45	E Low to Control, Address Bus Invalid (Address Hold Time)	TELCAI		35	-	30	-	10	-	10	-	ns
47	Asynchronous Input Setup Time	tasi		25	-	20		20	_	20	_	ns
491	AS, DS High to E Low	t SHEL]	-80	-	-70	70	-55	55	-45	45	ns
50	E Width High	tен]	600	-	450	-	350	-	280	-	ns
51	E Width Low	tεL	1	900	-	700	-	550	-	440		ns
54	E Low to Data Out Invalid	t ELDOI	1	40	-	30	-	20	-	15	- 1	ns


NOTE:

 The falling edge of S6 triggers both the negation of the strobes (AS and xDS) and the falling edge of E. Either of these events can occur first, depending upon the loading on each signal. Specification #49 indicates the absolute maximum skew that will occur between the rising edge of the strobes and the falling edge of the E clock.



NOTE: This timing diagram is included for those who wish to design their own circuit to generate VMA. It shows the best case possibly attainable.

Figure 5. HD6800 Timing-Best Case



NOTE: This timing diagram is included for those who wish to design their own circuit to generate VMA. It shows the worst case possibly attainable.

Figure 6. HD6800 Timing-Worst Case

BUS AR	BITRATION									
			Test	81	NHz	10	MHz	12.5	MHz	
Num.	ltem	Symbol	Condition	min	max	min	max	min	max	Unit
7	Clock High to Address, Data Bus High Impedance	tCHADZ		-	80	_	70	-	60	ns
16	Clock High to Control Bus High Impedance	tchcz		-	80	-	70	_	60	ns
33	Clock High to BG Low	tCHGL		-	70	-	60	-	50	ns
34	Clock High to BG High	tснан		-	70		60	-	50	ns
35	BR Low to BG Low	^t BRLGL		1.5	90ns +3.5	1.5	80ns +3.5	1.5	70ns +3.5	Cik.Per.
361	BR High to BG High	^t BRHGH		1.5	90ns +3.5	1.5	80ns +3.5	1.5	70ns +3.6	Clk.Per.
37	BGACK Low to BG High	^t GALGH	Fig. 7 ~ Fig. 9	1.5	90ns +3.5	1.5	80ns +3.5	1.5	70ns +3.5	Clk.Per.
37A ²	BGACK Low to BR High	^t galbrh		20	1.5 Clocks	20	1.5 Clocks	20	1.5 Clocks	ns
38	BG Low to Control, Address, Data Bus High Impedance (AS High)	t _{glz}		-	80		70	-	60	ns
39	BG Width High	t _{GH}		1.5	-	1.5	-	1.5	1	Clk.Per.
46	BGACK Width Low	^t GAL		1.5	1	1.5	_	1.5	1	Clk.Per.
47	Asynchronous Input Setup Time	tasi		20	1	20	-	20	ł	ns
57	BGACK High to Control Bus Driven	^t GABD		1.5	-	1.5	-	1.5	-	Clk.Per.
58 ¹	BG High to Control Bus Driven	^t GнвD		1.5	-	1.5	-	1.5	-	Clk.Per.

BUS

NOTES:

1. The processor will negate BG and begin driving the bus again if external arbitration logic negates BR before asserting BGACK.

2. The minimum value must be met to guarantee proper operation. If the maximum value is exceeded, BG may be reasserted.

Hitachi America, Ltd. • Hitachi Plaza • 2000 Sierra Point Pkwy. • Brisbane, CA 94005-1819 • (415) 589-8300 918

Figures 7, 8, and 9 depict the three bus arbitration cases that can arise. Figure 7 shows the timing where \overline{AS} is negated when the processor asserts BG (Idle Bus Case). Figure 8 shows the timing where \overline{AS} is asserted when the processor asserts BG (Active Bus Case). Figure 9 shows the timing where more than one bus master are requesting the bus. Refer to Bus Arbitration for a complete discussion of bus arbitration. The waveforms shown in Figures 7, 8, and 9 should only be referenced in regard to the edge-to-edge measurement of the timing specifications. They are not intended as a functional description of the input and output signals. Refer to other functional descriptions and their related diagrams for device operation.




Figure 7. Bus Arbitration Timing Diagram - Idle Bus Case

HITACHIHitachi America, Ltd. • Hitachi Plaza • 2000 Sierra Point Pkwy. • Brisbane, CA 94005-1819 • (415) 589-8300919




Figure 8. Bus Arbitration Timing Diagram - Active Bus Case




Figure 9. Bus Arbitration Timing Diagram - Multiple Bus Requests

,


Openation Openation 920 Hitachi America, Ltd. • Hitachi Plaza • 2000 Sierra Point Pkwy. • Brisbane, CA 94005-1819 • (415) 589-8300

INTRODUCTION

As shown in the programming model, the 68000 offers seventeen 32-bit registers in addition to the 32-bit program counter and a 16-bit status register. The first eight registers (D0 \sim D7) are used as data registers for byte (8-bit), word (16-bit), and long word (32-bit) data operations. The second set of seven registers (A0 \sim A6) and the system stack pointer may be used as software stack pointers and base address registers. In addition, these registers may be used for word and long word address operations. All 17 registers may be used as index registers.

The status register contains the interrupt mask (eight levels available) as well as the condition codes; extend (X), negative (N), zero (Z), overflow (V), and carry (C). Additional status bits indicate that the processor is in a trace (T) mode and/or in a supervisor (S) state.

Status Register



Unused, read as zero.

DATA TYPES AND ADDRESSING MODES

Five basic data types are supported. These data types are: (1) Bits


- BCD Digits (4 bits) (2)
- (3) Bytes (8 bits)
- (4) Word (16 bits)
- Long Words (32 bits) (5)

In addition, operations on other data types such as memory address, status word data, etc., are provided for in the instruction set.

The 14 addressing modes, shown in Table 1, includes six basic types:

- **Register Direct** (1)
- **Register Indirect** (2)
- Absolute (3)
- Immediate (4)
- (5) Program Counter Relative
- Implied (6)

Included in the register indirect addressing modes is the capability to do postincrementing, predecrementing, offsetting and indexing. Program counter relative mode can also be modified via indexing and offsetting.



Addressing Modes Table 1

Mode	Generation
Register Direct Addressing	
Data Register Diredt	EA = Dn
Address Register Direct	EA = An
Absolute Data Addressing	
Absolute Short	EA = (Next Word)
Absolute Long	EA = (Next Two Words)
Program Counter Relative Addressing	
Relative with Offset	$EA = (PC) + d_{16}$
Relative with Index and Offset	$EA = (PC) + (Xn) + d_{B}$
Register Indirect Addressing	
Register Indirect	EA = (An)
Postincrement Register Indirect	EA = {AN}, An ← An + N
Predecrement Register Indirect	An ← An N, EA = (An)
Register Indirect with Offset	EA = (An) + d ₁₆
Indexed Register Indirect with Offset	$EA = (An) + (Xn) + d_a$
Immediate Data Addressing	
Immediate	DATA = Next Word(s)
Quick Immediate	Inherent Data
Implied Addressing	
Implied Register	EA = SR, USP, SP, PC
NOTES)	
EA = Effective Address	d ₁₆ = Sixteen-bit Offset
An = Address Register	(displacement)
Dn = Data Register	N = 1 for Byte, 2 for
Xn = Address or Data Register used	Words and 4 for Long
as Index Register	Words. If An is the stack
SR = Status Register	pointer and the operand
PC = Program Counter	size is byte, N=2 to keep
() = Contents of	the stack pointer on a word boundary.
da = Eight-bit Offset	· - · · ·
(displacement)	← = Replaces

O HITACHI

Downloaded from Elcodis.com electronic components distributor

• INSTRUCTION SET OVERVIEW

The 68000 instruction set is shown in Table 2. Some additional instructions are variations, or subsets, of these and they appear in Table 3. Special emphasis has been given to the instruction set's support of structured high-level languages to facilitate ease of programming. Each instruction, with few exceptions, operates on bytes, words, and long words and most instructions can use any of the 14 addressing modes. Combining instruction types, data types, and addressing modes, over 1000 useful instructions are provided. These instructions include signed and unsigned multiply and divide, "quick" arithmetic operations, BCD arithmetic and expanded operations (through traps).

Table 2 Instruction Set

Mnemonic	Description	Mnemonic	Description	Mnemonic	Description
ABCD ADD	Add Decimal with Extend Add	EOR EXG	Exclusive Or Exchange Registers	PEA	Push Effective Address Reset External Devices
AND	Logical And	EXT	Sign Extend	- ROL	Rotate Left without Extend
ASL ASR	Arithmetic Shift Left Arithmetic Shift Right	JMP JSR	Jump Jump to Subroutine	ROR	Rotate Right without Extend Rotate Left with Extend
B _{CC} BCHG	Branch Conditionally Bit Test and Change	LEA LINK	Load Effective Address Link Stack	ROXR	Rotate Right with Extend Return from Exception
BCLR BRA	Bit Test and Clear Branch Always	LSL	Logical Shift Left	RTR	Return and Restore
BSET BSR BTST	Bit Test and Set Branch to Subroutine Bit Test	LSR MOVE MOVEM	Logicsl Shift Right Move Move Multiple Registers	BCD SBCD SCC	Return from Subroutine Subtract Decimal with Extend Set Conditional
CHK CLR CMP	Check Register Against Bounds Clear Operand	MOVEP MULS MULU	Move Peripheral Data Signed Multiply Unsigned Multiply	STOP SUB SWAP	Stop Subtract Swap Data Register Halves
DB _{CC}	Compare Test Condition, Decrement and Branch	NBCD NEG	Negate Decimal with Extend Negate	TAS TRAP	Test and Set Operand Trap
	Signed Divide	NOP NOT	No Operation One's Complement	TRAPV TST	Trap on Overflow Test
	Unsigned Divide	OR	Logical Or	UNLK	Unlink

Table 3 Variations of Instruction Types

Instruction Type	Variation	Description	Instruction Type	Variation	Description
ADD	ADD	Add	MOVE	MOVE	Move
	ADDA	Add Address		MOVEA	Move Address
	ADDQ	Add Quick		MOVEQ	Move Quick
	ADDI	Add Immediate		MOVE from SR	Move from Status Register
	ADDX	Add with Extend		MOVE to SR	Move to Status Register
AND	AND	Logical And		MOVE to CCR	Move to Condition Codes
	ANDI	And Immediate		MOVE USP	Move User Stack Pointer
	ANDI to CCR	And Immediate to	NEG	NEG	Negate
ANDI to SR		Condition Codes		NEGX	Negate with Extend
	ANDI to SR	And Immediate to	ÓR	OR	Logical Or
		Status Register		ORI	Or Immediate
СМР	CMP	Compare		ORI to CCR	Or Immediate to
	CMPA	Compare Address			Condition Codes
	CMPM	Compare Memory		ORI to SR	Or Immediate to
	CMPI	Compare Immediate			Status Register
EOR	EOR	Exclusive Or	SUB	SUB	Subtract
	EORI	Exclusive Or Immediate		SUBA	Subtract Address
	EORI to CCR	Exclusive Or Immediate		SUBI	Subtract Immediate
		to Condition Codes		SUBQ	Subtract Quick
	EORI to SR	Exclusive Or Immediate to Status Register		SUBX	Subtract with Extend

922 Hitachi America, Ltd. • Hitachi Plaza • 2000 Sierra Point Pkwy. • Brisbane, CA 94005-1819 • (415) 589-8300

REGISTER DESCRIPTION AND DATA ORGANIZATION The following paragraphs describe the registers and data organization of the 68000.

OPERAND SIZE

Operand sizes are defined as follows: a byte equals 8 bits, a word equals 16 bits, and a long word equals 32 bits. The operand size for each instruction is either explicitly encoded in the instruction or implicitly defined by the instruction operation. Implict instructions support some subset of all three sizes.

• DATA ORGANIZATION IN REGISTERS

The eight data registers support data operands of 1, 8, 16, or 32 bits. The seven address registers together with the active stack pointer support address operands of 32 bits.

DATA REGISTERS

Each data register is 32 bits wide. Byte operands occupy the low order 8 bits, word operands the low order 16 bits, and long word operands the entire 32 bits. The least significant bit is addressed as bit zero; the most significant bit is addressed as bit 31.

When a data register is used as either a source or destination operand, only the appropriate low-order portion is changed: the remaining high-order portion is neither used nor changed.

ADDRESS REGISTERS

Each address register and the stack pointer is 32 bits wide and holds a full 32 bit address. Address registers do not support byte sized operands. Therefore, when an address register is used as a source operand, either the low order word or the entire long word operand is used depending upon the operation size. When an address register is used as the destination operand, the entire register is affected regardless of the operation size. If the operation size is word, any other operands are sign extended to 32 bits before the operation is performed.


DATA ORGANIZATION IN MEMORY

Bytes are individually addressable with the high order byte having an even address the same as the word, as shown in Figure 10. The low order byte has an odd address that is one count higher than the word address. Instructions and multibyte data are accessed only on word (even byte) boundaries. If a long word datum is located at address n (n even), then the second word of that datum is located at address n + 2.

The data types supported by the 68000 are: bit data, integer data of 8, 16, or 32 bits, 32-bit addresses and binary coded decimal data. Each of these data types is put in memory, as shown in Figure 11. The numbers indicate the order in which the data would be accessed from the processor.

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Γ		By	rte 00	0000			Word	0000	00		Byte	00000	21		
		By	te 00	0002			Word	0000	02		Byte	00000)3		
2															2
		By	te FF	FFFE			Word	FFFF	FE		Byte	FFFF	FF		

Figure 10 Word Organization in Memory





924 Hitachi America, Ltd. • Hitachi Plaza • 2000 Sierra Point Pkwy. • Brisbane, CA 94005-1819 • (415) 589-8300

ADDRESSING

Instructions for the 68000 contain two kinds of information: the type of function to be performed, and the location of the operand(s) on which to perform that function. The methods used to locate (address) the operand(s) are explained in the following paragraphs.

Instructions specify an operand location in one of three ways:

Register Specification – the number of the register is given in the register field of the instruction.

Effective Address – use of the different effective address modes.

Implicit Reference – the definition of certain instructions implies the use of specific registers.

INSTRUCTION FORMAT

Instructions are from one to five words in length, as shown in Figure 12. The length of the instruction and the operation to be performed is specified by the first word of the instruction which is called the operation word. The remaining words further specify the operands. These words are either immediate operands or extensions to the effective address mode specified in the operation word.

PROGRAM/DATA REFERENCES

The 68000 separates memory references into two classes: program references, and data references. Program references, as the name implies, are references to that section of memory that contains the program being executed. Data references refer to that section of memory that contains data. Operand reads are from the data space except in the case of the program counter relative addressing mode. All operand writes are to the data space.

REGISTER SPECIFICATION

The register field within an instruction specifies the register to be used. Other fields within the instruction specify whether the register selected is an address or data register and how the register is to be used.

• EFFECTIVE ADDRESS

Most instructions specify the location of an operand by using the effective address field in the operation word. For example, Figure 13 shows the general format of the single effective address instruction operation word. The effective address is composed of two 3-bit fields: the mode field, and the register field. The value in the mode field selects the different address modes. The register field contains the number of a register.

The effective address field may require additional information to fully specify the operand. This additional information, called the effective address extension, is contained in the following word or words and is considered part of the instruction, as shown in Figure 12. The effective address modes are grouped into three categories: register direct, memory addressing, and special.

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
							Operati	on Wor	d						
				(First W	ord Sp	ecifies	Operat	ion and	d Mode	s)				
						Im	mediat	e Opera	and						
					(If Any	, One (or Two	Words	}					
					Sou	rce Eff	ective	Addres	Exter	sion					
						if Any	, One	or Two	Words)					
					Destin	ation I	Effectiv	e Addr	ess Ext	ension					
							, One d								

Figure 12 Instruction Format

_15	14	13	12	11	<u>10</u>	9	8	7	6	5	4	3	2	1	0
X	x	×	x	×	x	×	×	×	x		Ef Mode	fective	Addre	ss Register	


Figure 13 Single-Effective-Address Instruction Operation Word General Format

REGISTER DIRECT MODES

These effective addressing modes specify that the operand is in one of the 16 multifunction registers.


Data Register Direct

The operand is in the data register specified by the effective address register field.




Address Register Direct

The operand is in the address register specified by the effective address register field.



 OPENITACHI

 926
 Hitachi America, Ltd. • Hitachi Plaza • 2000 Sierra Point Pkwy. • Brisbane, CA 94005-1819 • (415) 589-8300




MEMORY ADDRESS MODES

These effective addressing modes specify that the operand is in memory and provide the specific address of the operand.


Address Register Indirect

The address of the operand is in the address register specified by the register field. The reference is classified as a data reference with the exception of the jump and jump to subroutine instructions.




Address Register Indirect With Postincrement

The address of the operand is in the address register specified by the register field. After the operand address is used, it is incremented by one, two, or four depending upon whether the size of the operand is byte, word, or long word. If the address register is the stack pointer and the operand size is byte, the address is incremented by two rather than one to keep the stack pointer on a word boundary. The reference is classified as a data reference.




Address Register Indirect With Predecrement

The address of the operand is in the address register specified by the register field. Before the operand address is used, it is decremented by one, two, or four depending upon whether the operand size is byte, word, or long word. If the address register is the stack pointer and the operand size is byte, the address is decremented by two rather than one to keep the stack pointer on a word boundary. The reference is classified as a data reference.




Address Register Indirect With Displacement

This address mode requires one word of extension. The address of the operand is the sum of the address in the address register and the sign-extended 16-bit displacement integer in the extension word. The reference is classified as a data reference with the exception of the jump to subroutine instructions.



Address Register Indirect With Index

This address mode requires one word of extension. The address of the operand is the sum of the address in the address register, the sign-extended displacement integer in the low order eight bits of the extension word, and the contents of the index register. The reference is classified as a data reference with the exception of the jump and jump to subroutine instructions.




SPECIAL ADDRESS MODE

The special address modes use the effective address register field to specify the special addressing mode instead of a register number.


Absolute Short Address

This address mode requires one word of extension. The address of the operand is the extension word. The 16-bit address is sign extended before it is used. The reference is classified as a data reference with the exception of the jump and jump to subroutine instructions.




Absolute Long Address

This address mode requires two words of extension. The address of the operand is developed by the concatenation of the extension words. The high-order part of the address is the first extension word; the low-order part of the address is the second extension word. The reference is classified as a data reference with the exception of the jump and jump to subroutine instructions.



Program Counter With Displacement

This address mode requires one word of extension. The address of the operand is the sum of the address in the program counter and the sign-extended 16-bit displacement integer in the extension word. The value in the program counter is the address of the extension word. The reference is classified as a program reference.




4


Program Counter With Index

This address mode requires one word of extension. This address is the sum of the address in the program counter, the sign-extended displacement integer in the lower eight bits of the extension word, and the contents of the index register. The value in the program counter is the address of the extension word. This reference is classified as a program reference.

 $EA = (PC) + (Rx) + d_{n}$



MOVE (LABEL) (A0), DO



<LABEL>

MOVE (LABEL) (A0), DO

ADDRESS

CALCULATIONS: PC = 00008002 A0 = 00001010


00009022

d = 00000010


Immediate Data

This address mode requires either one or two words of extension depending on the size of the operation.

- Byte operation operand is low order byte of extension word
- Word operation operand is extension word
- Long word operation operand is in the two extension words, high-order 16 bits are in the first extension word, low-order 16 bits are in the second extension word.




Extension Word



Condition Codes or Status Register

A selected set of instructions may reference the status register by means of the effective address field. These are:



• EFFECTIVE ADDRESS ENCODING SUMMARY

Table 4 is a summary of the effective addressing modes discussed in the previous paragraphs.

Table 4 Effective Address Encoding Sumn	nary
---	------

Addressing Mode	Mode	Register
Data Register Direct	000	register number
Address Register Direct	001	register number
Address Register Indirect	010	register number
Address Register Indirect with Postincrement	011	register number
Address Register Indirect with Predecrement	100	register number
Address Register Indirect with Displacement	101	register number
Address Register Indirect with Index	110	register number
Absolute Short	111	000
Absolute Long	111	001
Program Counter with Displacement	111	010
Program Counter with Index	111	011
Immediate	111	100


IMPLICIT REFERENCE

Some instructions make implicit reference to the program counter (PC), the system stack pointer (SP), the supervisor

stack pointer (SSP), the user stack pointer (USP), or the status register (SR).

SYSTEM STACK

The system stack is used implicitly by many instructions; user stacks and queues may be created and maintained through the addressing modes. Address register seven (A7) is the system stack pointer (SP). The system stack pointer is either the supervisor stack pointer (SSP) or the user stack pointer (USP), depending on the state of the S-bit in the status register. If the S-bit indicates supervisor state, SSP is the active system stack pointer, and the USP cannot be referenced as an address register. If the S-bit indicates user state, the USP is the active system stack pointer, and the SSP cannot be referenced. Each system stack fills from high memory to low memory.



The address mode SP@- creates a new item on the active system stack, and the address mode SP@+ deletes an item from the active system stack.

The program counter is saved on the active system stack on subroutine calls, and restored from the active system stack on returns. On the other hand, both the program counter and the status register are saved on the supervisor stack during the processing of traps and interrupts. Thus, the correct execution of the supervisor state code is not dependent on the behavior of user code and user programs may use the user stack pointer arbitrarily.

In order to keep data on the system stack aligned properly, data entry on the stack is restricted so that data is always put in the stack on a word boundary. Thus byte data is pushed on or pulled from the system stack in the high order half of the word; the lower half is unchanged.

USER STACKS


User stacks can be implemented and manipulated by employing the address register indirect with postincrement and predecrement addressing modes. Using an address register (on of A0 through A6), the user may implement stacks which are filled either from high memory to low memory, or vice versa. The important things to remember are:

- using predecrement, the register is decremented before its contents are used as the pointer into the stack,
- using postincrement, the register is incremented after its contents are used as the pointer into the stack,
- byte data must be put on the stack in pairs when mixed with word or long data so that the stack will not get misaligned when the data is retrieved. Word and long accesses must be on word boundary (even) addresses.

Stack growth from high to low memory is implemented with An@- to push data on the stack,

An@+ to pull data from the stack.


After eigher a push or a pull operation, register An points to the last (top) item on the stack. This is illustrated as:



Stack growth from low to high memory is implemented with An@+ to push data on the stack,

An@- to pull data from the stack.

After either a push or a pull operation, register An points to the next available space on the stack. This is illustrated as:




QUEUES

User queues can be implemented and manipulated with the address register indirect with postincrement or predecrement addressing modes. Using a pair of address registers (two of A0 through A6), the user may implement queues which are filled either from high memory to low memory, or vice versa. Because queues are pushed from one end and pulled from the other, two registers are used: the put and get pointers.

Queue growth from low to high memory is implemented with Aput@+ to put data into the queue,

Aget@+ to get data from the queue.

After a put operation, the put address register points to the next available space in the queue and the unchanged get address register points to the next item to remove from the queue. After a get operation, the get address register points to the next item to remove from the queue and the unchanged put address register points to the next available space in the queue. This is illustrated as:




If the queue is to be implemented as a circular buffer, the address register should be checked and, if necessary, adjusted before the put or get operation is performed. The address register is adjusted by subtracting the buffer length (in bytes).

Queue growth from high to low memory is implemented with Aput@- to put data into the queue.

Aget@ - to get data from the queue.

After a put operation, the put address register points to the last item put in the queue, and the unchanged get address register points to the last item removed from the queue. After a get operation, the get address register points to the last item removed from the queue and the unchanged put address register points to the last item put in the queue. This is illustrated as:



If the queue is to be implemented as a circular buffer, the get or put operation should be performed first, and then the address register should be checked and, if necessary, adjusted. The address register is adjusted by adding the buffer length (in bytes).

INSTRUCTION SET SUMMARY

The following paragraphs contain an overview of the form and structure of the 68000 instruction set. The instructions form a set of tools that include all the machine functions to perform the following operations:

Data Movement **Integer** Arithmetic Logical Shift and Rotate **Bit Manipulation Binary Coded Decimal Program Control** System Control

The complete range of instruction capabilities combined with the flexible addressing modes described previously provide a very flexible base for program development.

• DATA MOVEMENT OPERATIONS

The basic method of data acquisition (transfer and storage) is provided by the move (MOVE) instruction. The move instruction and the effective addressing modes allow both address and data manipulation. Data move instructions allow byte, word, and long word operands to be transferred from memory to memory, memory to register, register to memory, and register to memory, and register to register. Address move instructions allow word and long word operand transfers and ensure that only legal address manipulations are executed. In addition to the general move instruction there are several special data movement instructions: move multiple registers (MOVEM), move peripheral data (MOVEP), exchange registers (EXG), load effective address (LEA), push effective address (PEA), link stack (LINK), unlink stack (UNLK), and move quick (MOVEQ). Table 5 is a summary of the data movement operations.

Tab	le 5	Data	Movement	Operations
-----	------	------	----------	------------

Instruction	Operand Size	Operation			
EXG	32	Rx ↔ Ry			
LEA	32	EA → An			
LINK	_	$ \begin{pmatrix} An \rightarrow - (SP) \\ SP \rightarrow An; \\ SP + d \rightarrow SP \end{pmatrix} $			
MOVE	8, 16, 32	(EA)s → EAd			
MOVEM	16, 32	(EA) → An, Dn An, Dn → EA			
MOVEP	16, 32	(EA) → Dn Dn → EA			
MOVEQ	8	#xxx → Dn			
PEA	32	EA → –(SP)			
SWAP	32	Dn[31:16] ↔ Dn[15:0]			
UNLK	_	$ \begin{pmatrix} An \rightarrow Sp; \\ (SP) + \rightarrow An \end{pmatrix} $			

(NOTES)

-() = indirect with predecrement

() + = indirect with postincrement

d = destination [] = bit numbers

s = source

= immediate data

INTEGER ARITHMETIC OPERATIONS

The arithmetic operations include the four basic operations of add (ADD), subtract (SUB), multiply (MUL), and divide (DIV) as well as arithmetic compare (CMP), clear (CLR), and negate (NEG). The add and subtract instructions are available for both address and data operations, with data operations accepting all operand sizes. Address operations are limited to legal address size operands (16 or 32 bits). Data, address, and memory compare operations are also available. The clear and negate instructions may be used on all sizes of data operands.

The multiply and divide operations are available for signed and unsigned operands using word multiply to produce a long word product, and a long word dividend with word divisor to produce a word quotien with a word remainder.

Multiprecision and mixed size arithmetic can be accomplished using a set of extended instructions. These instructions are: add extended (ADDX), subtract extended (SUBX), sign extend (EXT), and negate binary with extend (NEGX).

A test operand (TST) instruction that will set the condition codes as a result of a compare of the operand with zero is also available. Test and set (TAS) is a synchronization instruction useful in multiprocessor systems. Table 6 is a summary of the integer arithmetic operations.

Table 6 Integer Arithmetic Operations

Instruction	Operand Size	Operation
ADD	8, 16, 32 16, 32	Dn + (EA) → Dn (EA)+ Dn → EA (EA) + #xxx → EA AN + (EA) → An
ADDX	8, 16, 32 16, 32	$Dx + Dy + X \rightarrow Dx$ -(Ax) + - (Ay) + X \rightarrow (Ax)
CLR	8, 16, 32	(EA) → MPU 0 → EA
СМР	8, 16, 32 16, 32	Dn - (EA) (EA) - #xxx (Ax) + - (Ay) + An - (EA)
DIVS	32 ÷ 16	Dn÷(EA) → Dn
DIVU	32 ÷ 16	Dn÷(EA) → Dn
EXT	8 → 16 16 → 32	(Dn) ₈ → Dn ₁₆ (Dn) ₁₆ → Dn ₃₂
MULS	16×16 → 32	Dn×(EA) → Dn
MULU	16×16 → 32	Dn×(EA) → Dn
NEG	8, 16, 32	0 - (EA) → EA
NEGX	8, 16, 32	0 - (EA) - X - EA
SUB	8, 16, 32 16, 32	Dn - (EA) → Dn (EA) - Dn → EA (EA) - #xxx → EA An - (EA) → An
SUBX	8, 16, 32	$\begin{array}{c} Dx - Dy - X \rightarrow Dx \\ -(Ax)(Ay) - X \rightarrow (Ax) \end{array}$
TAS	8	(EA) - 0, 1 → EA[7]
TST	8, 16, 32	(EA) - 0

(NOTE) [] = bit number

— () = indirect with predecrement

() + = indirect with postincrement

= immediate data

• LOGICAL OPERATIONS

Logical operation instructions AND, OR, EOR, and NOT are available for all sizes of integer data operands. A similar set of immediate instructions (ANDI, ORI, and EORI) provide these logical operations with all sizes of immediate data. Table 7 is a summary of the logical operations.

Table	7	Logical (Operations
-------	---	-----------	------------

Instruction	Operand Size	Operation
AND	8, 16, 32	Dn∧(EA) → Dn (EA)^ Dn → EA (EA)∧ ≠xxx → EA
OR	8, 16, 32	Dn v (EA) → Dn (EA) v Dn → EA (EA) v =xxx → EA
EOR	8, 16, 32	(EA)⊕Dy → EA (EA)⊕ #xxx → EA
NOT	8, 16, 32	~ (EA) → EA

• SHIFT AND ROTATE OPERATIONS

Shift operations in both directions are provided by the arithmetic instructions ASR and ASL and logical shift instructions LSR and LSL. The rotate instructions (with and without extend) available are ROXR, ROXL, ROR, and ROL. All shift and rotate operations can be performed in either registers or memory. Register shifts and rotates support all operand sizes and allow a shift count specified in the instruction of one to eight bits, or 0 to 63 specified in a data register.

Memory shifts and rotates are for word operands only and allow only single-bit shifts or rotates. Table 8 is a summary of the shift and rotate operations.

Instruction	Operand Size	Operation
ASL	8, 16, 32	X/C - 0
ASR	8, 16, 32	►►X/C
LSL	8, 16, 32	X/C - 0
LSR	8, 16, 32	0
ROL	8, 16, 32	
ROR	8, 16, 32	
ROXL	8, 16, 32	
ROXR	8, 16, 32	

Table	8	Shift and Rotate Op	erations
-------	---	---------------------	----------

• BIT MANIPULATION OPERATIONS

Bit manipulation operations are accomplished using the following instructions: bit test (BTST), bit test and set (BSET), bit test and clear (BCLR), and bit test and change (BCHG). Table 9 is a summary of the bit manipulation operations. (Bit 2 of the status register is Z.)

Table 9 Bit Manipulation Operations

Instruction	Operand Size	Operation
BTST	8, 32	~ bit of (EA) \rightarrow Z
BSET	8, 32	$ \begin{pmatrix} \sim \text{ bit of (EA)} \rightarrow \text{Z}; \\ 1 \rightarrow \text{ bit of EA} \end{pmatrix} $
BCLR	8, 32	$ \begin{pmatrix} \sim \text{ bit of (EA)} \rightarrow \text{Z}; \\ 0 \rightarrow \text{ bit of EA} \end{pmatrix} $
BCHG	8, 32	$\begin{pmatrix} \sim \text{ bit of (EA)} \rightarrow \text{Z}; \\ \sim \text{ bit of (EA)} \rightarrow \text{ bit of EA} \end{pmatrix}$

(Note) ~ = invert

. BINARY CODED DECIMAL OPERATIONS

Multiprecision arithmetic operations on binary coded decimal numbers are accomplished using the following instructions: add decimal with extend (ABCD), subtract decimal with extend (SBCD), and negate decimal with extend (NBCD). Table 10 is a summary of the binary coded decimal operations.

Table 10 Binary Coded Decimal Operations

Instruction	Operand Size	Operation
ABCD	8	$\begin{array}{c} Dx_{10} + Dy_{10} + X \rightarrow Dx \\ - (Ax)_{10} + - (Ay)_{10} + X \rightarrow (Ax) \end{array}$
SBCD	8	$\begin{array}{l} Dx_{10} - Dy_{10} - X \rightarrow Dx \\ - (Ax)_{10} (Ay)_{10} - X \rightarrow (Ax) \end{array}$
NBCD	8	$0 - (EA)_{10} - X \rightarrow EA$

- () = indirect with predecrement

O HITACHI

PROGRAM CONTROL OPERATIONS

Program control operations are accomplished using a series of conditional and unconditional branch instructions and return instructions. These instructions are summarized in Table 11.

The conditional instructions provide setting and branching for the following conditions:

CC – carry clear	LS - low or same
CS – carry set	LT – less than
EQ – equal	MI — minus
F – never true	NE – not equal
GE – greater or equal	PL – plus
GT – greater than	T – always true
HI — high	VC – no overflow
LE - less or equal	VS – overflow

Table 11 Program Control Operations

Instruction	Operation
Conditional	
Bcc	Branch conditionally (14 conditions) 8- and 16-bit displacement
DBCC	Test condition, decrement, and branch 16-bit displacement
Scc	Set byte conditionally (16 conditions)
Unconditional	
BRA	Branch always
	8-and 16-bit displacement
BSR	Branch to subroutine
	8- and 16-bit displacement
JMP	Jump
JSR	Jump to subroutine
Returns	
RTR	Return and restore condition codes
RTS	Return from subroutine

SYSTEM CONTROL OPERATIONS

System control operations are accomplished by using privileged instructions, trap generating instructions, and instructions that use or modify the status register. These instructions are summarized in Table 12.

Table 12 System Control Operations	Table 12	System	Control	Operations
------------------------------------	----------	--------	---------	------------


Instruction	Operation
Privileged	
RESET	Reset external devices
RTE	Return from exception
STOP	Stop program execution
ORI to SR	Logical OR to status register
MOVE USP	Move user stack pointer
ANDI to SR	Logical AND to status register
EORI to SR	Logical EOR to status register
MOVE EA to SR	Load new status register
Trap Generating	
TRAP	Тгар
TRAPV	Trap on overflow
СНК	Check register against bounds
Status Register	
ANDI to CCR	Logical AND to condition codes
EORI to CCR	Logical EOR to condition codes
MOVE EA to CCR	Load new condition codes
ORI to CCR	Logical OR to condition codes
MOVE SR to EA	Store status register

BRANCH INSTRUCTION ADDRESSING

BRANCH INSTRUCTION FORMAT

	15	8	7 (נ	
Operation Word	Operati	8 bit Displacement	٦		
Extension Word	16 bit Displacement if 8 bit Displacement = 0				


RELATIVE, FORWARD REFERENCE, 8-BIT OFFSET




O HITACHI

938 Hitachi America, Ltd. • Hitachi Plaza • 2000 Sierra Point Pkwy. • Brisbane, CA 94005-1819 • (415) 589-8300

RELATIVE, BACKWARD REFERENCE 8-BIT OFFSET



RELATIVE, FORWARD REFERENCE, 16-BIT OFFSET



.

SIGNAL AND BUS OPERATION DESCRIPTION

The following paragraphs contain a brief description of the input and output signals. A discussion of bus operation during the various machine cycles and operations is also given.

(NOTE) The terms assertion and negation will be used extensively. This is done to avoid confusion when dealing with a mixture of "active-low" and "active-high" signals. The term assert or assertion is used to indicate that a signal is active or true independent of whether that voltage is low or high. The term negate or negation is used to indicate that a signal is inactive or false.

SIGNAL DESCRIPTION

The input and output signals can be functionally organized into the groups shown in Figure 14. The following paragraphs provide a brief description of the signals and also a reference (if applicable) to other paragraphs that contain more detail about the function being performed.




Figure 14 Input and Output Signals

ADDRESS BUS (A1 through A23)

This 23-bit, unidirectional, three-state bus is capable of addressing 8 megawords of data. It provides the address for bus operation during all cycles except interrupt cycles. During interrupt cycles, address lines A_1 , A_2 , and A_3 . Provide information about what level interrupt is being serviced while address lines A_4 through A_{23} are all set to a logic high.

DATA BUS (Do through D15)

This 16-bit, bidirectional, three-state bus is the general purpose data path. It can transfer and accept data in either word or byte length. During an interrupt acknowledge cycle, an external device supplies the vector number on data lines Do through D₇.

ASYNCHRONOUS BUS CONTROL

Asynchronous data transfer are handled using the following control signals: address strobe, read/write, upper and lower data strobes, and data transfer acknowledge. These signals are explained in the following paragraphs.

Address Strobe (AS)

This signal indicates that there is a valid address on the address bus.

Read/Write (R/W)

This signal defines the data bus transfer as a read or write cycle. The R/W signal also works in conjunction with the upper and lower data strobes as explained in the following paragraph.

Upper and Lower Data Strobes (UDS, LDS)

These signals control the data on the data bus, as shown in Table 13. When the R/\overline{W} line is high, the processor will read from the data bus as indicated. When the R/\overline{W} line is low, the processor will write to the data bus as shown.

UDS	LDS	R/W	$D_8 \sim D_{15}$	$D_0 \sim D_7$
High	High	-	No valid data	No valid data
Low	Low	High	Valid data bits 8 ~ 15	Valid data bits 0 ~ 7
High	Low	High	No valid data	Valid data bits 0 ~ 7
Low	High	High	Valid data bits 8 ~ 15	No valid data
Low	Low	Low	Valid data bits 8 ~ 15	Valid data bits 0 ~ 7
High	Low	Low	Valid data bits $0 \sim 7^*$	Valid data bits 0 ~ 7
Low	High	Low	Valid data bits 8 ~ 15	Valid data bits $8 \sim 15^*$

Table 13 Data Strobe Control of Data Bus

 These conditions are a result of current implementation and may not appear on future devices.

Data Transfer Acknowledge (DTACK)

This input indicates that the data transfer is completed. When the processor recognizes DTACK during a read cycle, data is latched and the bus cycle terminated. When DTACK is recognized during a write cycle, the bus cycle is terminated. (Refer to ASYNCHRONOUS VERSUS SYNCHRONOUS OP-ERATION)

BUS ARBITRATION CONTROL

These three signals form a bus arbitration circuit to determine which device will be the bus master device.

Bus Request (BR)

This input is wire ORed with all other devices that could be bus masters. This input indicates to the processor that some other device desires to become the bus master.

Bus Grant (BG)

This output indicates to all other potential bus master devices that the processor will release bus control at the end of the current bus cycle.

Bus Grand Acknowledge (BGACK)

This input indicates that some other device has become the bus master. This signal cannot be asserted until the following four conditions are met:

- (1) A Bus Grant has been received
- (2) Address Strobe is inactive which indicates that the microprocessor is not using the bus
- (3) Data Transfer Acknowledge is inactive which indicates

that neither memory nor peripherals are using the bus

(4) Bus Grant Acknowledge is inactive which indicates that no other device is still claiming bus mastership.

INTERRUPT CONTROL (IPL, IPL, IPL)

These input pins indicate the encoded priority level of the device requesting an interrupt. Level seven is the highest priority while level zero indicates that no interrupts are requested. Level seven can not be masked. The least significant bit is given in IPLo and the most significant bit is contained in IPL2. These lines must remain stable until the processor signals interrupt acknowledge (FC0 \sim FC2 are all high) to insure that the interrupt is recognized.

SYSTEM CONTROL

The system control inputs are used to either reset or halt the processor and to indicate to the processor that bus errors have occurred. The three system control inputs are explained in the following paragraphs.

Bus Error (BERR)

This input informs the processor that there is a problem with the cycle currently being executed. Problems may be a result of:

- (1) Nonresponding devices
- (2) Interrupt vector number acquisition failure
- (3) Illegal access request as determined by a memory management unit
- (4) Other application dependent errors.

The bus error signal interacts with the halt signal to determine if exception processing should be performed or if the current bus cycle should be retried.

Refer to **BUS ERROR AND HALT OPERATION** paragraph for additional information about the interaction of the bus error and halt signals.

Reset (RES)

This bidirectional signal line acts to reset (initiate a system initialization sequence) the processor in response to an external reset signal. An internally generated reset (result of a RESET instruction) causes all external devices to be reset and the internal state of the processor is not affected. A total system reset (processor and external devices) is the result of external HALT and RESET signals applied at the same time. Refer to **RESET OPERATION** paragraph for additional information about reset operation.

Halt (HALT)

When this bidirectional line is driven by an external device, it will cause the processor to stop at the completion of the current bus cycle. When the processor has been halted using this input, all control signals are inactive and all three-state lines are put in their high-impedance state. Refer to BUS ERROR AND HALT OPERATION paragraph for additional information about the interaction between the halt and bus error signals.

When the processor has stopped executing instructions, such as in a double bus fault condition, the halt line is driven by the processor to indicate to external devices that the processor has stopped.

HMCS6800 PERIPHERAL CONTROL

These control signals are used to allow the interfacing of synchronous HD6800 peripheral devices with the asynchronous 68000. These signals are explained in the following paragraphs.

Enable (E)

This signal is the standard enable signal common to all HD6800 type peripheral devices. The period for this output is ten 68000 clock periods (six clocks low; four clocks high). Enable is generated by an internal ring counter which may come up in any state (i.e., at power on, it is impossible to guarantee phase relationship of E to CLK), E is a free-running clock and runs regardless of the state of the bus on the MPU.

Valid Peripheral Address (VPA)

This input indicates that the device or region addressed is a HD6800 family device and that data transfer should be synchronized with the enable (E) signal. This input also indicates that the processor should use automatic vectoring for an interrupt. Refer to INTERFACE WITH HD6800 PERIPHERALS. ALS.

Valid Memory Address (VMA)

This output is used to indicate to HD6800 peripheral devices that there is a valid address on the address bus and the processor is synchronized to enable. This signal only responds to a valid peripheral address (VPA) input which indicates that the peripheral is a HD6800 family device.

PROCESSOR STATUS (FC0, FC1, FC2)

These function code outputs indicate the state (user or supervisor) and the cycle type currently being executed, as shown in Table 14. The information indicated by the function code outputs is valid whenever address strobe (\overline{AS}) is active.

Table 14	Function	Code	Outputs
----------	----------	------	---------

FC ₂	FC ₁	FC ₀	Cycle Type
Low	Low	Low	(Undefined, Reserved)
Low	Low	High	User Data
Low	High	Low	User Program
Low	High	High	(Undefined, Reserved)
High	Low	Low	(Undefined, Reserved)
High	Low	High	Superviser Data
High	High	Low	Supervisor Program
High	High	High	Interrupt Acknowledge

CLOCK (CLK)

The clock input is a TTL-compatible signal that is internally buffered for development of the internal clocks needed by the processor. The clock input should not be gated off at any time, and the clock signal must conform to minimum and maximum pulse width time.

SIGNAL SUMMARY

Table 15 is a summary of all the signals discussed in the previous paragraphs.

BUS OPERATION

The following paragraphs explain control signal and bus operation during data transfer operations, bus arbitration, bus error and halt conditions, and reset operation.

Signat Name	Mnemonic	Input/Output	Active State	Three State	
Signal Ivaline	Witterfiorfic	input/Output	Active State	On BGACK	On HAL
Address Bus	$A_1 \sim A_{23}$	output	high	yes	yes
Data Bus	$D_0 \sim D_{15}$	input/output	high	yes	yes
Address Strobe	ĀŠ	output	łow	yes	no
Read/Write	R/W	output	read-high write-low	yes	no
Upper and Lower Data Strobes	UDS, LDS	output	low	yes	no
Data Transfer Acknowledge	DTACK	input	low	no	по
Bus Request	BR	input	low	по	no
Bus Grant	BG	output	low	no	no
Bus Grant Acknowledge	BGACK	input	low	no	no
Interrupt Priority Level	IPLo, IPL1, IPL2	input	low	no	по
Bus Error	BERR	input	low	no	no
Reset	RES	input/output	low	no*	no*
Halt	HALT	input/output	low	no*	no*
Enable	E	output	high	no	no
Valid Memory Address	VMA	output	low	yes	no
Valid Peripheral Address	VPA	input	low	no	no
Function Code Output	FC0, FC1, FC2	output	high	yes	no
Clock	CLK	input	high	no	no
Power Input	V _{cc}	input		_	_
Ground	V _{ss}	input	_	-	

Table 15 Signal Summary

* Open drain

DATA TRANSFER OPERATIONS

Transfer of data between devices involve the following leads:

- (1) Address Bus A_1 through A_{23}
- (2) Data Bus D₀ through D₁₅
- (3) Control Signals

The address and data buses are separate parallel buses used to transfer data using an asynchronous bus structure. In all cycles, the bus master assumes responsibility for deskewing all signals it issues at both the start and end of a cycle. In addition, the bus master is responsible for deskewing the acknowledge and data signals from the slave device.

The following paragraphs explain the read, write, and readmodify-write cycles. The indivisible read-modify-write cycle is the method used by the 68000 for interlocked multiprocessor communications.

Read Cycle

During a read cycle, the processor receives data from memory or a peripheral device. The processor reads bytes of data in all cases. If the instruction specifies a word (or double word) operation, the processor reads both upper and lower bytes simultaneously by asserting both upper and lower data strobes. When the instruction specifies byte operation, the processor uses an internal Ao bit to determine which byte to read and then issues the data strobe required for that byte. For bytes operations, when the Ao bit equals zero, the upper data strobe is issued. When the Ao bit equals one, the lower data strobe is issued. When the data is received, the processor correctly positions it internally.

A word read cycle flow chart is given in Figure 15. A byte

read cycle flow chart is given in Figure 16. Read cycle timing is given in Figure 17. Figure 18 details word and byte read cycle operations. Refer to these illustrations during the following detailed.

At state zero (SO) in the read cycle, the address bus $(A_1$ through $A_{23})$ is in the high impedance state. A function code is asserted on the function code output line (FC₀ through FC₂). The read/write (R/W) signal is switched high to indicate a read cycle. One half clock cycle later, at state 1, the address bus is released from the high impedance state. The function code outputs indicate which address space that this cycle will operate on.

In state 2, the address strobe (\overline{AS}) is asserted to indicate that there is a valid address on the address bus and the upper and lower data strobe $(\overline{UDS}, \overline{LDS})$ is asserted as required. The memory or peripheral device uses the address bus and the address strobe to determine if it has been selected. The selected device uses the read/write signal and the data strobe to place its information on the data bus. Concurrent with placing data on the data bus, the selected device asserts data transfer acknowledge (\overline{DTACK}) .

Data transfer acknowledge must be present at the processor at the start of state 5 or the processor will substitute wait states for states 5 and 6. State 5 starts the synchronization of the returning data transfer acknowledge. At the end of state 6 (beginning of state 7) incoming data is latched into an internal data bus holding register.

During state 7, address strobe and the upper and/or lower data strobes are negated. The address bus is held valid through state 7 to allow for static memory operation and signal skew.

942 Hitachi America, Ltd. • Hitachi Plaza • 2000 Sierra Point Pkwy. • Brisbane, CA 94005-1819 • (415) 589-8300




Figure 15 Word Read Cycle Flow Chart

Figure 16 Byte Read Cycle Flow Chart




Figure 17 Read and Write Cycle Timing Diagram




Figure 18 Word and Byte Read Cycle Timing Diagram

The read/write signal and the function code outputs also remain valid through state 7 to ensure a correct transfer operation. The slave device keeps its data asserted until it detects the negation of either the address strobe or the upper and/or lower data strobe. The slave device must remove its data and data transfer acknowledge within one clock period of recognizing the negation of the address or data strobes. Note that the data bus might not become free and data transfer acknowledge might not be removed until state 0 or 1.

When address strobe is negated, the slave device is released. Note that a slave device must remain selected as long as address strobe is asserted to ensure the correct functioning of the readmodify-write cycle.

Write Cycle

During a write cycle, the processor sends data to memory or a peripheral device. The processor writes bytes of data in all cases. If the instruction specifies a word operation, the processor writes both bytes. When the instruction specifies a byte operation, the processor uses an internal A_0 bit to determine which byte to write and then issues the data strobe required for that byte. For byte operations, when the A_0 bit equals zero, the upper data strobe is issued. When the A_0 bit equals one, the lower data strobe is issued. A word write cycle flow chart is given in Figure 19. A byte write cycle flow chart is given in Figure 20. Write cycle timing is given in Figure 17. Figure 21 details word and byte write cycle operation. Refer to these illustrations during the following detailed discussion.

At state zero (S0) in the write cycle, the address bus $(A_1$ through $A_{23})$ is in the high impedance state. A function code is asserted on the function code output line (FC₀ through FC₂).

(NOTE) The read/write (R/W) signal remains high until state 2 to prevent bus conflicts with preceding read cycles. The data bus is not driven until state 3. One half clock later, at state 1, the address bus is released from the high impedance state. The function code outputs indicate which address space that this cycle will operate on.

In state 2, the address strobe (\overline{AS}) is asserted to indicate that there is a valid address on the address bus. The memory or peripheral device uses the address bus and the address strobe to determine if it has been selected. During state 2, the read/ write signal is switched low to indicate a write cycle. When external processor data bus buffers are required, the read/write line provides sufficient directional control. Data is not asserted during this state to allow sufficient turn around time for external data buffers (if used). Data is asserted onto the data bus during state 3.

In state 4, the data strobes are asserted as required to indicate that the data bus is stable. The selected device uses the read/write signal and the data strobes to take its information from the data bus. The selected device asserts data transfer acknowledge (\overline{DTACK}) when it has successfully stored the data.

Data transfer acknowledge must be present at the processor at the start of state 5 or the processor will substitute wait states for states 5 and 6. State 5 starts the synchronization of the returning data transfer acknowledge.

During state 7, address strobe and the upper and/or lower data strobes are negated. The address and data buses are held valid through state 7 to allow for static memory operation and signal skew. The read/write signal and the function code outputs also remain valid through state 7 to ensure a correct transfer operation. The slave device keeps its data transfer acknowledge asserted until it detects the negation of either the address strobe or the upper and/or lower data strobe. The slave device must remove its data transfer acknowledge within one clock period after recognizing the negation of the address or data strobes. Note that the processor releases the data bus at the end of state 7 but that data transfer acknowledge might not be removed until state 0 or 1. When address strobe is negated, the slave device is released.







Figure 20 Byte Write Cycle Flow Chart





OpentionHitachi America, Ltd. • Hitachi Plaza • 2000 Sierra Point Pkwy. • Brisbane, CA 94005-1819 • (415) 589-8300945

Read-Modify-Write Cycle

The read-modify-write cycle performs a read, modifies the data in the arithmetic-logic unit, and writes the data back to the same address. In the 68000 this cycle is indivisible in that the address strobe is asserted throughout the entire cycle. The test and set (TAS) instruction uses this cycle to provide meaningful communication between processors in a multiple processor environment. This instruction is the only instruction that uses the read-modify-write cycle and since the test and set instruction only operates on bytes, all read-modify-write cycles are byte operations. A read-modify-write cycle flow chart is given in Figure 22 and a timing diagram is given in Figure 23. Refer to these illustrations during the following detailed discussions.

At state zero (SO) in the read-modify-write cycle, the address bus (A₁ through A₂₃) is in the high impedance state. A function code is asserted on the function code output line (FC₀ through FC₂). The read/write (R/\overline{W}) signal is switched high to indicate a read cycle. One half clock cycle later, at state 1, the address bus is released from the high impedance state. The function code outputs indicate which address space that this cycle will operate on.

In state 2, the address strobe (AS) is asserted to indicate that there is a valid address on the address bus and the upper or lower data strobe (\overline{UDS} , \overline{LDS}) is asserted as required. The memory or peripheral device uses the address bus and the address strobe to determine if it has been selected. The selected device uses the read/write signal and the data strobe to place its information on the data bus. Concurrent with placing data on the data bus, the selected device asserts data transfer acknowledge (\overline{DTACK}).

Data transfer acknowledge must be present at the processor at the start of state 5 or the processor will substitute wait states for states 5 and 6. State 5 starts the synchronization of the returning data transfer acknowledge. At the end of state 6 (beginning of state 7) incoming data is latched into an internal data bus holding register.

During state 7, the upper or lower data strobe is negated. The address bus, address strobe, read/write signal, and function code outputs remain as they were in preparation for the write portion of the cycle. The slave device keeps its data asserted until it detects the negation of the upper or lower data strobe. The slave device must remove its data and data transfer acknowledge within one clock period of recognizing the negation of the data strobes. Internal modification of data may occur from state 8 to state 11.

(NOTE) The read/write signal remains high until state 14 to prevent bus conflicts with the preceding read portion of the cycle and the data bus is not asserted by the processor until state 15.

In state 14, the read/write signal is switched low to indicate a write cycle. When external processor data bus buffers are required, the read/write line provides sufficient directional control. Data is not asserted during this state to allow sufficient turn around time for external data buffers (if used). Data is asserted onto the data bus during state 15.

In state 16, the data strobe is asserted as required to indicate

Downloaded from Elcodis.com electronic components distributor

that the data bus is stable. The selected device uses the read/ write signal and the data strobe to take its information from the data bus. The selected device asserts data transfer acknowledge (\overline{DTACK}) when it has successfully stored its data.

Data transfer acknowledge must be present at the processor at the start of state 17 or the processor will substitute wait states for states 17 and 18. State 17 starts the synchronization of the returning data transfer acknowledge for the write portion of the cycle. The bus interface circuitry issues requests for subsequent internal cycles during state 18.

During state 19, address strobe and the upper or lower data strobe is negated. The address and data buses are held valid through state 19 to allow for static memory operation and signal skew. The read/write signal and the function code outputs also remain valid through state 19 to ensure a correct transfer operation. The slave device keeps its data transfer acknowledge asserted until it detects the negation of either the address strobe or the upper or lower data strobe. The slave device must remove its data transfer acknowledge within once clock period after recognizing the negation of the address or data strobes. Note that the processor releases the data bus at the end of state 19 but that data transfer acknowledge might not be removed until state 0 or 1. When address strobe is negated the slave device is released.

BUS ARBITRATION


Bus arbitration is a technique used by master-type devices to request, be granted, and acknowledge bus mastership. In its simplest form, it consists of:

- (1) Asserting a bus mastership request.
- (2) Receiving a grant that the bus is available at the end of the current cycle.
- (3) Acknowledging that mastership has been assumed.


Figure 24 is a flow chart showing the detail involved in a request from a single device. Figure 25 is a timing diagram for the same operations. This technique allows processing of bus requests during data transfer cycles.


The timing diagram shows that the bus request is negated at the time that an acknowledge is asserted. This type of operation would be true for a system consisting of the processor and one device capable of bus mastership. In systems having a number of devices capable of bus mastership, the bus request line from each device is wire ORed to the processor. In this system, it is easy to see that there could be more than one bus request being made. The timing diagram shows that the bus grant signal is negated a few clock cycles after the transition of the acknowledge (BGACK) signal.

However, if the bus requests are still pending, the processor will assert another bus grant within a few clock cycles after it was negated. This additional assertion of bus grant allows external arbitration circuitry to select the next bus master before the current bus master has completed its requirements. The following paragraphs provide additional information about the three steps in the arbitration process.



Start Next Cycle







HITACHIHitachi America, Ltd. • Hitachi Plaza • 2000 Sierra Point Pkwy. • Brisbane, CA 94005-1819 • (415) 589-8300947




Figure 24 Bus Arbitration Cycle Flow Chart

Requesting the Bus

External devices capable of becoming bus masters request the bus by asserting the bus request (BR) signal. This is a wire ORed signal (although it need not be constructed from open collector devices) that indicates to the processor that some external device requires control of the external bus. The processor is effectively at a lower bus priority level that the external device and will relinquish the bus after it has completed the last bus cycle it has started.

When no acknowledge is received before the bus request signal goes inactive, the processor will continue processing when it detects that the bus request is inactive. This allows ordinary processing to continue if the arbitration circuitry responded to noise inadvertently.


Receiving the Bus Grant

The processor asserts bus grant (\overline{BG}) as soon as possible. Normally this is immediately after internal synchronization. The only exception to this occurs when the processor has made an internal decision to execute the next bus cycle but has not progressed far enough into the cycle to have asserted the address strobe (\overline{AS}) signal. In this case, bus grant will not be asserted until one clock after address strobe is asserted to indicate to external devices that a bus cycle is being executed.

The bus grant signal may be routed through a daisy-chained network or through a specific priority-encoded network. The processor is not affected by the external method of arbitration as long as the protocol is obeyed.

Acknowledgement of Mastership

Upon receiving a bus grant, the requesting device waits until address strobe, data transfer acknowledge, and bus grant acknowledge are negated before issuing its own BGACK. The negation of the address strobe indicates that the previous master has completed its cycle, the negation of bus grant acknowledge indicates that the previous master has released the bus. (While address strobe is asserted no device is allowed to "break into" a cycle.) The negation of data transfer acknowledge indicates the previous slave has terminated its connection to the previous master. Note that in some applications data





948 HITACHI Hitachi America, Ltd. • Hitachi Plaza • 2000 Sierra Point Pkwy. • Brisbane, CA 94005-1819 • (415) 589-8300 transfer acknowledge might not enter into this function. General purpose devices would then be connected such that they were only dependent on address strobe. When bus grant acknowledge is issued the device is bus master until it negates bus grant acknowledge. Bus grant acknowledge should not be negated until after the bus cycle(s) is (are) completed. Bus mastership is terminated at the negation of bus grant acknowledge.

The bus request from the granted device should be dropped after bus grant acknowledge is asserted. If a bus request is still pending, another bus grant will be asserted within a few clocks of the negation of bus grant. Refer to Bus Arbitration Control section. Note that the processor does not perform any external bus cycles before it re-asserts bus grant.

BUS ARBITRATION CONTROL

The bus arbitration control unit in the 68000 is implemented with a finite state machine. A state diagram of this machine is shown in Figure 26. All asynchronous signals to the 68000 are synchronized before being used internally. This synchronization is accomplished in a maximum of one cycle of the system clock, assuming that the asynchronous input setup time (#47) has

RA


been met (see Figure 27). The input signal is sampled on the falling edge of the clock and is valid internally after the next falling edge.

As shown in Figure 26, input signals labeled R and A are internally synchronized on the bus request and bus grant acknowledge pins respectively. The bus grant output is lebeled G and the internal three-state control signal T. If T is true, the address, data, function code line, and control buses are placed in a high-impedance state when \overline{AS} is negated. All signals are shown in positive logic (active high) regardless of their true active voltage level.

State changes (valid outputs) occur on the next rising edge after the internal signal is valid.

A timing diagram of the bus arbitration sequence during a processor bus cycle is shown in Figure 28. The bus arbitration sequence while the bus is inactive (i.e., executing internal operations such as a multiply instruction) is shown in Figure 29.

If a bus request is made at a time when the MPU has already begun a bus cycle but \overline{AS} has not been asserted (bus state SO), \overline{BG} will not be asserted on the next rising edge. Instead, \overline{BG} will be delayed until the second rising edge following it's internal assertion. This sequence is shown in Figure 30.



G = Bus Grant

T = Three-State Control to Bus Control Logic**

X = Don't Care

 State machine will not change state if bus is in S0. Refer to BUS ARBITRATION CONTROL for additional information.

** The address bus will be placed in the high impedance state if T is asserted and AS is negated.

Figure 26 State Diagram of 68000 Bus Arbitration Unit






Figure 27 Timing Relationship of External Asynchronous Inputs to Internal Signals









950 HITACHI 950 Hitachi America, Ltd. • Hitachi Plaza • 2000 Sierra Point Pkwy. • Brisbane, CA 94005-1819 • (415) 589-8300




Figure 30 Bus Arbitration During Processor Bus Cycle Special Case

BUS ERROR AND HALT OPERATION

In a bus architecture that requires a handshake from an external device, the possibility exists that the handshake might not occur. Since different systems will require a different maximum response time, a bus error input is provided. External circuitry must be used to determine the duration between address strobe and data transfer acknowledge before issuing a bus error signal. When a bus error signal is received, the processor has two options initiate a bus error exception sequence or try running the bus cycle again.

Exception Sequence

When the bus error signal is asserted, the current bus cycle is terminated. If \overrightarrow{BERR} is asserted before the falling edge of S2, \overrightarrow{AS} will be negated in S7 in either a read or write cycle. As long as \overrightarrow{BERR} remains asserted, the data and address buses will be in the high-impedance state. When \overrightarrow{BERR} is negated, the processor will begin stacking for exception processing. Figure 31 is a timing diagram for the exception sequence. The sequence is composed of the following elements.

- (1) Stacking the program counter and status register
- (2) Stacking the error information
- (3) Reading the bus error vector table entry
- (4) Executing the bus error handler routine
- The stacking of the program counter and the status register

is the same as if an interrupt had occurred. Several additional

items are stacked when a bus error occurs. These items are used to determine the nature of the error and correct it, if possible. The bus error vector is vector number two located at address \$000008. The processor loads the new program counter from this location. A software bus error handler routine is then executed by the processor. Refer to EXCEPTION PROCESS-ING for additional information.

Re-Running the Bus Cycle

When, during a bus cycle, the processor receives a bus error signal and the halt pin is being driven by an external device, the processor enters the re-run sequence. Figure 32 is a timing diagram for re-running the bus cycle.

The processor terminates the bus cycle, then puts the address and data output lines in the high-impedance state. The processor remains "halted," and will not run another bus cycle until the halt signal is removed by external logic. Then the processor will re-run the previous bus cycle using the same address, the same function codes, the same data (for a write operation), and the same controls. The bus error signal should be removed at least one clock cycle before the halt signal is removed.

(NOTE) The processor will not re-run a read-modify-write cycle. This restriction is made to guarantee that the entire cycle runs correctly and that the write operation of a Test-and-Set operation is performed without ever releasing AS. If BERR and HALT are asserted during a read-modify-write bus cycle, a bus error operation results.




Figure 32 Re-Run Bus Cycle Timing Information

Halt Operation with No Bus Error

The halt input signal to the 68000 perform a Halt/Run/ Single-Step function in a similar fashion to the HD6800 halt function. The halt and run modes are somewhat self explanatory in that when the halt signal is constantly active the processor "halts" (does nothing) and when the halt signal is constantly inactive the processor "runs" (does something).

The single-step mode is derived from correctly timed transitions on the halt signal input. It forces the processor to execute a single bus cycle by entering the "run" mode until the processor starts a bus cycle then changing to the "halt" mode. Thus, the single-step mode allows the user to proceed through (and therefore debug) processor operations one bus cycle at a time.

Figure 33 details the timing required for correct single-step operations and Figure 34 shows a simple circuit for providing the single-step function. Some care must be exercised to avoid harmful interactions between the bus error signal and the halt pin when using the single cycle mode as a debugging tool. This is also true of interactions between the halt and reset lines since these can reset the machine.

When the processor completes a bus cycle after recognizing that the halt signal is active, most three-state signals are put in the high-impedance state. These include:

- (1) Address lines
- (2) Data lines

This is required for correct performance of the re-run bus cycle operation.

While the processor is honoring the halt request, bus arbitration performs as usual. That is, halting has no effect on bus arbitration. It is the bus arbitration function that removes the control signals from the bus.

The halt function and the hardware trace capability allow the hardware debugger to trace single bus cycles or single instructions at a time. These processor capabilities, along with a software debugging package, give total debugging flexibility.

952 Hitachi America, Ltd. • Hitachi Plaza • 2000 Sierra Point Pkwy. • Brisbane, CA 94005-1819 • (415) 589-8300




Figure 34 Simplified Single-Step Circuit

Double Bus Faults

When a bus error exception occurs, the processor will attempt to stack several words containing information about the state of the machine. If a bus error exception occurs during the stacking operation, there have been two bus errors in a row. This is commonly referred to as a double bus fault. When a double bus fault occurs, the processor will halt. Once a bus error exception has occurred, any bus error exception occurring before the execution of the next instruction constitutes a double bus fault.

Note that a bus cycle which is re-run does not constitute a bus error exception, and does not contribute to a double bus fault. Note also that this means that as long as the external hardware requests it, the processor will continue to re-run the same bus cycle.

The bus error pin also has an effect on processor operation after the processor receives an external reset input. The processor reads the vector table after a reset to determine the address to start program execution. If a bus error occurs while reading the vector table (or at any time before the first instruction is executed), the processor reacts as if a double bus fault has occurred and it halts. Only an external reset will start a halted processor.

RESET OPERATION

The reset signal is a bidirectional signal that allows either the processor or an external signal to reset the system. Figure 35 is a timing diagram for the reset operations. Both the halt and reset lines must be asserted to ensure total reset of the processor.

When the reset and halt lines are driven by an external device, it is recognized as an entire system reset, including the processor. The processor responds by reading the reset vector table entry (vector unumber zero, address \$000000) and loads it into the supervisor stack pointer (SSP). Vector table entry number one at address \$000004 is read next and loaded into the program counter. The processor initializes the status register to an interrupt level of seven. No other registers are affected by the reset sequence.

When a RESET instruction is executed, the processor drives the reset pin for 124 clock periods. In this case, the processor is trying to reset the rest of the system. Therefore, there is no effect on the internal state of the processor. All of the processor's internal registers and the status register are unaffected by the execution of a RESET instruction. All external devices connected to the reset line should be reset at the completion of the RESET instruction.

Asserting the Reset and Halt pins for 10 clock cycles will cause a processor reset, except when V_{CC} is initially applied to the processor. In this case, an external reset must be applied for 100 milliseconds.




Figure 35 Reset Operation Timing Diagram

THE RELATIONSHIP OF DTACK, BERR, AND HALT

In order to properly control termination of a bus cycle for a re-run or a bus error condition, \overline{DTACK} , \overline{BERR} , and \overline{HALT} should be asserted and negated on the rising edge of the 68000 clock. This will assure that when two signals are asserted simultaneously, the required setup time (#47) for both of them will be met during the same bus state.

This, or some equivalent precaution, should be designed external to the 68000. Parameter #48 is intended to ensure this operation in a totally asynchronous system, and may be ignored if the above conditions are met.

The preferred bus cycle terminations may be summarized as follows (case numbers refer to Table 16):

Normal Jermination:	DIACK occurs first (case 1).
Halt Termination:	HALT is asserted at the same time or
	before DTACK and BERR remains
	negated (cases 2 and 3).
Bus Error Termination:	BERR is asserted in lieu of, at the same
	time, or before DTACK (case 4); BERR
	is negated at the same time or after
	DTACK.
Re-Run Termination:	HALT and BERR are asserted in lieu
	of, at the same time, or before DTACK

(cases 6 and 7); HALT must be held at least one cycle after BERR. Case 5 indicates BERR may precede HALT which allows fully asynchronous assertion.

Table 16 details the resulting bus cycle termination under various combinations of control signal sequences. The negation of these same control signals under several conditions is shown in Table 17 (DTACK is assumed to be negated normally in all cases; for best results, both DTACK and BERR should be negated when address strobe is negated.)

Example A: A system uses a watch-dog timer to terminate accesses to un-populated address space. The timer asserts DTACK and BERR simultaneously after time-out. (case 4)

Example B: A system uses error detection on RAM contents. Designer may (a) delay DTACK until data verified, and return BERR and HALT simultaneously to re-run error cycle (case 6), or if valid, return DTACK; (b) delay DTACK until data verified. and return BERR at same time as DTACK if data in error (case 4); (c) return DTACK prior to data verification, as described in previous section. If data invalid, BERR is asserted (case 1) in next cycle. Error-handling software must know how to recover error cycle.

Case No.	Control Signal	Asserted on Rising Edge of State		Result	
		N	N + 2		
1	DTACK BERR HALT	A NA NA	S X X	Normal cycle terminate and continue.	
2	DTACK BERR HALT	A NA A	S X S	Normal cycle terminate and halt. Continue when HALT removed	
3	DTACK BERR HALT	NA NA A	A NA S	Normal cycle terminate and halt. Continue when HALT removed	
4	DTACK BERR HALT	X A NA	X S NA	Terminate and take bus error trap.	
5	DTACK BERR HALT	NA A NA	X S A	Terminate and re-run.	
6	DTACK BERR HALT	X A A	X S S	Terminate and re-run when HALT removed.	
7	DTACK BERR HALT	NA NA A	X A S	Terminate and re-run when HALT removed.	

Table 16 DTACK, BERR, HALT Assertion Results

gend:

 The number of the current even bus state (e.g., S4, S6, etc.)
 Signal is asserted in this bus state N

Δ

NA - Signal is not asserted in this state

- Don't care X S

- Signal was asserted in previous state and remains asserted in this state

Table 17 BERR and HALT Negation Results

Conditions of Termination in	Control Signal	Negated on Rising Edge of State			Results - Next Cycle
Table A		N		N + 2	
Bus Error	BERR HALT	•	or or	•	Takes bus error trap.
Re-run	BERR HALT	•	or	•	llegal sequence; usually traps to vector number 0.
Re-run	BERR HALT	٠		•	Re-runs the bus cycle.
Normal	BERR HALT	•	or	•	May lengthen next cycle.
Normal	BERR HALT	•	or	• none	If next cycle is started it will be terminated as a bus error

ASYNCHRONOUS VERSUS SYNCHRONOUS OPERATION

Asynchronous Operation

To achieve clock frequency independence at a system level, 68000 can be used in an asynchronous manner. This the entails using only the bus handshake lines (AS, UDS, LDS, DTACK, BERR, HALT, and VPA) to control the data transfer. Using this method, \overline{AS} signals the start of a bus cycle and the data strobes are used as a condition for valid data on a write cycle. The slave device (memory or peripheral) then responds by placing the requested data on the data bus for a read cycle or latching data on a write cycle and asserting the data transfer acknowledge signal (DTACK) to terminate the bus cycle. If no slave responds or the access is invalid, external control logic asserts the BERR, or BERR and HALT, signal to abort or re-run the bus cycle.

The DTACK signal is allowed to be asserted before the data from a slave device is valid on a read cycle. The length of time that DTACK may precede data is given as parameter #31 and it must be met in any asynchronous system to insure that valid data is latched into the processor. Notice that there is no maximum time specified from the assertion of AS to the assertion of DTACK. This is because the MPU will insert wait cycles of one clock period each until DTACK is recognized.

The BERR signal is allowed to be asserted after the DTACK signal is asserted. BERR must be asserted within the time given as parameter #48 after DTACK is asserted in any asynchronous

system to insure proper operation. If this maximum delay time is violated, the processor may exhibit erratic behavior.

Synchronous Operation

To allow for those systems which use the system clock as a signal to generate **DTACK** and other asynchronous inputs, the asynchronous input setup time is given as parameter #47. If this setup is met on an input, such as **DTACK**, the processor is guaranteed to recognize that signal on the next falling edge of the system clock. However, the converse is not true – if the input signal does not meet the setup time it is not guaranteed not to be recognized. In addition, if **DTACK** is recognized on a falling edge, valid data will be latched into the processor (on a read cycle) on the next falling edge provided that the data meets the setup time given as parameter #27. Given this, parameter #31 may be ignored. Note that if **DTACK** is asserted, with the required setup time, before the falling edge of S4, no wait status will be incurred and the bus cycle will run at its maximum speed of four clock periods.

In order to assure proper operation in a synchronous system when **BERR** is asserted after **DTACK**. **BERR** must meet the setup time parameter #27A prior to the falling edge of the clock one clock cycle after **DTACK** was recognized. This setup time is critical to proper operation, and the HD68000 may exhibit erratic behavior if it is violated.

(NOTE)

During an active bus cycle, \overline{VPA} and \overline{BERR} are sampled on every falling edge of the clock starting with SO. DTACK is sampled on every falling edge of the clock starting with S4 and data is latched on the falling edge of S6 during a read. The bus cycle will then be terminated in S7 except when \overline{BERR} is asserted in the absence of DTACK, in which case it will terminate one clock cycle later in S9.

PROCESSING STATES

This section describes the actions the 68000 which are outside the normal processing associated with the execution of instructions. The functions of the bits in the supervisor portion of the status register are covered: the supervisor/user bit, the trace enable bit, and the processor interrupt priority mask. Finally, the sequence of memory references and actions taken by the processor on exception conditions is detailed.

The 68000 is always in one of three processing states: normal, exception, or halted. The normal processing state is that associated with instruction execution; the memory references are to fetch instructions and operands, and to store results. A special case of the normal state is the stopped state which the processor enters when a STOP instruction is executed. In this state, no further memory references are made.

The exception processing state is associated with interrupts, trap instructions, tracing and other exceptional conditions. The exception may be internally generated by an instruction or by an unusual condition arising during the execution of an instruction. Externally, exception processing can be forced by an interrupt, by a bus error, or by a reset. Exception processing is designed to provide an efficient context switch so that the processor may handle unusual conditions.

The halted processing state is an indication of catastrophic hardware failure. For example, if during the exception processing of a bus error another bus error occurs, the processor assumes that the system is unusable and halts. Only an external reset can restart a halted processor. Note that a processor in the stopped state is not in the halted state, nor vice versa.

PROCESSING STATES

NORMAL	INSTRUCTION EXECUTION (INCLUDING STOP)
EXCEPTION	INTERRUPTS TRAPS TRACING ETC.
HALTED	HARDWARE HALT DOUBLE BUS FAULT

PRIVILEGE STATES

The processor operates in one of two states of privilege: the "user" state or the "supervisor" state. The privilege state determines which operations are legal, are used to choose between the supervisor stack pointer and the user stack pointer in instruction references, and may be used by an external memory management device to control and translate accesses.

The privileges state is a mechanism for providing security in a computer system. Programs should access only their own code and data areas, and ought to be restricted from accessing information which they do not need and must not modify.

The privilege mechanism provides security by allowing most programs to execute in user state. In this state, the accesses are controlled, and the effects on other parts of the system are limited. The operating system executes in the supervisor state, has access to all resources, and performs the overhead tasks for the user state programs.

SUPERVISOR STATE

The supervisor state is the higher state of privilege. For instruction execution, the supervisor state is determined by the S-bit of the status register; if the S-bit is asserted (high), the processor is in the supervisor state. All instructions can be executed in the supervisor state. The bus cycles generated by instructions executed in the supervisor state are classified as supervisor references. While the processor is in the supervisor privilege state, those instructions which use either the system stack pointer implicitly or address register seven explicitly access the supervisor stack pointer.

All exception processing is done in the supervisor state, regardless of the setting of the S-bit. The bus cycles generated during exception processing are classified as supervisor references. All stacking operations during exception processing use the supervisor stack pointer.

USER STATE

The user state is the lower state of privilege. For instruction execution, the user state is determined by the S-bit of the status register; if the S-bit is negated (low), the processor is executing instructions in the user state.

Most instructions execute the same in user state as in the supervisor state. However, some instructions which have important system effects are made privileged. User programs are not permitted to execute the STOP instruction, or the RESET instruction. To ensure that a user program cannot enter the supervisor state except in a controlled manner, the instructions which modify the whole status register are privileged. To aid in debugging programs which are to be used as operating systems, the move to user stack pointer (MOVE to USP) and move from user stack pointer (MOVE from USP) instructions are also privileged.


The bus cycles generated by an instruction executed in user state are classified as user state references. This allows an external memory management device to translate the address and to control access to protected portions of the address space. While the processor is in the user privilege state, those instructions which use either the system stack pointer implicitly, or address register seven explicitly, access the use stack pointer.

PRIVILEGE STATE CHANGES

Once the processor is in the user state and executing instructions, only exception processing can change the privilege state. During exception processing, the current setting of the S-bit of the status register is saved and the S-bit is asserted, putting the processing in the supervisor state. Therefore, when instruction execution resumes at the address specified to process the exception, the processor is in the supervisor privilege state.

USER/SUPERVISOR MODES

TRANSITION ONLY MAY OCCUR DURING EXCEPTION PROCESSING



TRANSITION MAY BE MADE BY: RTE; MOVE, ANDI, EORI TO STATUS WORD

REFERENCE CLASSIFICATION

When the processor makes a reference, it classifies the kind of reference being made, using the encoding on the three function code output lines. This allows external translation of addresses, control of access, and differentiation of special processor states, such as interrupt acknowledge. Table 18 lists the classification of references.

Function Code Output			Reference Class
FC ₂	FC1	FC ₀	Reference Onuss
0	0	0	(Unassigned)
0	0	1	User Data
0	1	0	User Program
0	1	1	(Unassigned)
1	0	0	(Unassigned)
1	0	1	Supervisor Data
1	1	0	Supervisor Program
1	1	1	Interrupt Acknowledge

Table 18 Reference Classification

EXCEPTION PROCESSING

Before discussing the details of interrupts, traps, and tracing, a general description of exception processing is in order. The processing of an exception occurs in four steps, with variations for different exception causes. During the first step, a temporary copy of the status register is made, and the status register is set for exception processing. In the second step the exception vector is determined, and the third step is the saving of the current processor context. In the fourth step a new context is obtained, and the processor switches to instruction processing.

EXCEPTION VECTORS

Exception vectors are memory locations from which the processor fetches the address of a routine which will handle that exception. All exception vectors are two words in length (Figure 36), except for the reset vector, which is four words. All exception vectors lie in the supervisor data space, except for the reset vector which is in the supervisor program space. A vector number is an eight-bit number which, when multiplied by four, gives the address of an exception vector. Vector numbers are generated internally or externally depending on the cause of the exception. In the case of interrupts, during the interrupt acknowledge bus cycle, a peripheral provides an 8-bit vector number (Figure 37) to the processor on data bus lines D_0 through D_7 . The processor translates the vector number into a full 24-bit address, as shown in Figure 38. The memory layout for exception vectors is given in Table 19.

As shown in Table 19, the memory layout is 512 words long (1024 bytes). It starts at address 0 and proceeds through address 1023. This provides 255 unique vectors; some of these are reserved for TRAPS and other system functions. Of the 255, there are 192 reserved for user interrupt vectors. However, there is no protection on the first 64 entries, so user interrupt vectors may overlap at the discretion of the systems designer.


KINDS OF EXCEPTIONS

Exceptions can be generated by either internal or external causes. The externally generated exceptions are the interrupts and the bus error and reset requests. The interrupts are requests from peripheral devices for processor action while the bus error and reset inputs are used for access control and processor restart. The internally generated exceptions come from instructions, or from address error or tracing. The trap (TRAP), trap on overflow (TRAPV), check register against bounds (CHK) and divide (DIV) instructions all can generate exceptions as part of their instruction execution. In addition, illegal instructions, word fetches from odd addresses and privilege violations cause exceptions. Tracing behaves like a very high priority, internally generated interrupt after each instruction execution.

EXCEPTION PROCESSING SEQUENCE

Exception processing occurs in four identifiable steps. In the first step, an internal copy is made of the status register. After the copy is made, the S-bit is asserted, putting the processor into the supervisor privilege state. Also, the T-bit is negated which will allow the exception handler to execute unhindered by tracing. For the reset and interrupt exceptions, the interrupt priority mask is also updated.

In the second step, the vector number of the exception is determined. For interrupts, the vector number is obtained by a processor fetch, classified as an interrupt acknowledge. For all other exceptions, internal logic provides the vector number. This vector number is then used to generate the address of the exception vector.



Where: v7 is the MSB of the Vector Number v0 is the LSB of the Vector Number

Figure 37 Peripheral Vector Number Format

A23	A10	A9	A8	Α7	A6	A5	A4	A3	A2	A1	A0	
All Zeroes	I	٧7	v 6	v5	v4	v3	v2	v1	8	0	0	

Figure 38 Address Translated From 8-Bit Vector Number

Vector Add		Address	_	Assignment	
Number(s)	Dec	Hex	Space	Assignment	
0	0	000	SP	Reset: Initial SSP	
_	4	004	SP	Reset: Initial PC	
2	8	008	SD	Bus Error	
3	12	00C	SD	Address Error	
4	16	010	SD	Illegal Instruction	
5	20	014	SD	Zero Divide	
6	24	018	SD	CHK Instruction	
7	28	01C	SD	TRAPV Instruction	
8	32	020	SD	Privilege Violation	
9	36	024	SD	Trace	
10	40	028	SD	Line 1010 Emulator	
11	44	02C	SD	Line 1111 Emulator	
12*	48	030	SD	(Unassigned, reserved)	
13*	52	034	SD	(Unassigned, reserved)	
14*	56	038	SD	(Unassigned, reserved)	
15	60	03C	SD	Uninitialized Interrupt Vector	
	64	040			
16 ~ 23*	95	05F	- SD	(Unassigned, reserved)	
24	96	060	SD	Spurious Interrupt	
25	100	064	SD	Level 1 Interrupt Autovector	
26	104	068	SD	Level 2 Interrupt Autovector	
27	108	06C	SD	Level 3 Interrupt Autovector	
28	112	070	SD	Level 4 Interrupt Autovector	
29	116	074	SD	Level 5 Interrupt Autovector	
30	120	078	SD	Level 6 Interrupt Autovector	
31	124	07C	SD	Level 7 Interrupt Autovector	
22 - 47	128	080	6.0	TRADI	
32 ~ 47	191	OBF	SD	TRAP Instruction Vectors	
	192	0C0			
48 ~ 63*	255	OFF	SD	(Unassigned, reserved)	
	256	100			
64 ~ 255	1023	3FF	SD	User Interrupt Vectors	

Table 19	Exception	Vector	Assignment
	LACODUON	VCCLUI	maaigi ii ne ni

SP: Supervisor program, SD: Supervisor data

* Vector numbers 12, 13, 14, 16 through 23 and 48 through 63 are reserved for future enhancements by Hitachi. No user peripheral devices should be assigned these numbers.

CHITACHI

Hitachi America, Ltd. • Hitachi Plaza • 2000 Sierra Point Pkwy. • Brisbane, CA 94005-1819 • (415) 589-8300 958

The third step is to save the current processor status, except for the reset exception. The current program counter value and the saved copy of the status register are stacked using the supervisor stack pointer as shown in Figure 39. The program counter value stacked usually points to the next unexecuted instruction, however for bus error and address error, the value stacked for the program counter is unpredictable, and may be incremented from the address of the instruction which

caused the error. Additional information defining the current context is stacked for the bus error and address error exceptions.

The last step is the same for all exceptions. The new program counter value is fetched from the exception vector. The processor then resumes instruction execution. Then instruction at the address given in the exception vector is fetched, and normal instruction decoding and execution is started.




Figure 39 Exception Stack Order (Group 1, 2)




Figure 40 Exception Processing Sequence (Not Reset)

MULTIPLE EXCEPTIONS

These paragraphs describe the processing which occurs when multiple exceptions arise simultaneously. Exceptions can be grouped according to their occurrence and priority. The Group 0 exceptions are reset, bus error, and address error. These exceptions cause the instruction currently being executed to be aborted, and the exeception processing to commence within two clock cycles. The Group 1 exceptions are trace and interrupt, as well as the privilege violations and illegal instructions. These exceptions allow the current instruction to execute to completion, but preempt the execution of the next instruction by forcing exception processing to occur (privilege violations and illegal instructions are detected when they are the next instruction to be executed). The Group 2 exceptions occur as part of the normal processing of instructions. The TRAP, TRAPV, CHK, and zero divide exceptions are in this group. For these exceptions, the normal execution of an instruction may lead to exception processing.

Group 0 exceptions have highest priority, while Group 2 exceptions have lowest priority. Within Group 0, reset has highest priority, followed by address error and then bus error. Within Group 1, trace has priority over external interrupts, which in turn takes priority over illegal instruction and privilege violation. Since only one instruction can be executed at a time, there is no priority relation within Group 2.

The priority relation between two exceptions determines which is taken, or taken first, if the conditions for both arise simultaneously. Therefore, if a bus error occurs during a TRAP instruction, the bus error takes precedence, and the TRAP instruction processing is aborted. In another example, if an interrupt request occurs during the execution of an instruction while the T-bit is asserted, the trace exception has priority, and is processed first. Before instruction processing resumes, however, the interrupt exception is also processed, and instruction processing commences finally in the interrupt handler routine. A summary of exception grouping and priority is given in Table 20.

Table 20 Exception Grouping and Priority

Group	Exception	Processing
0	Reset Address Error Bus Error	Exception processing begins within two clock cycles.
1	Trace Interrupt Illegal Privilege	Exception processing begins before the next instruction
2	TRAP, TRAPV CHK, Zero Divide	Exception processing is started by normal instruction execution

RECOGNITION TIMES OF EXCEPTIONS, HALT, AND BUS ARBITRATION

```
END OF A CLOCK CYCLE
  RESET
END OF A BUS CYCLE
  ADDRESS ERROR
  BUS ERROR
  HALT
  BUS ARBITRATION
END OF AN INSTRUCTION CYCLE
  TRACE EXCEPTION
  INTERRUPT EXCEPTIONS
  ILLEGAL INSTRUCTION
  UNIMPLEMENTED INSTRUCTION
  PRIVILEGE VIOLATION
WITHIN AN INSTRUCTION CYCLE
  TRAP, TRAPV
  CHK
  ZERO DIVIDE
```

EXCEPTION PROCESSING DETAILED DISCUSSION

Exceptions have a number of sources, and each exception has processing which is peculiar to it. The following paragraphs detail the sources of exceptions, how each arises, and how each is processed.

RESET

The reset input provides the highest exception level. The processing of the reset signal is designed for system initiation, and recovery from catastrophic failure. Any processing in progress at the time of the reset is aborted and cannot be recovered. The processor is forced into the supervisor state, and the trace state is forced off. The processor interrupt priority mask is set at level seven. The vector number is internally generated to reference the reset exception vector at location 0 in the supervisor program space. Because no assumptions can be made about the validity of register contents, in particular the supervisor stack pointer, neither the program counter nor the status register is saved. The address contained in the first two words of the reset exception vector is fetched as the initial supervisor stack pointer, and the address in the last two words of the reset exception vector is fetched as the initial program counter. Finally, instruction execution is started at the address in the program counter. The power-up/restart code should be pointed to by the initial program counter.

The RESET instruction does not cause loading of the reset vector, but does assert the reset line to reset external devices. This allows the software to reset the system to a known state and then continue processing with the next instruction.




Figure 41 Reset Exception Processing

INTERRUPTS

Seven levels of interrupt priorities are provided. Devices may be chained externally within interrupt priority levels, allowing an unlimited number of peripheral devices to interrupt the processor. Interrupt priority levels are numbered from one to seven, with level seven being the highest priority. The status register contains a three-bit mask which indicates the current processor priority, and interrupts are inhibited for all priority levels less than or equal to the current processor priority.

An interrupt request is made to the processor by encoding the interrupt request level on the interrupt request lines; a zero indicates no interrupt request. Interrupt requests arriving at the processor do not force immediate exception processing, but are made pending. Pending interrupts are detected between instruction executions. If the priority of the pending interrupt is lower than or equal to the current processor priority, execution continues with the next instruction and the interrupt exception processing is postponed. (The recognition of level seven is slightly different, as explained in a following paragraph.)

If the priority of the pending interrupt is greater than the current processor priority, the exception processing sequence is started. First a copy of the status register is saved, and the privilege state is set to supervisor, tracing is suppressed, and the processor priority level is set to the level of the interrupt being acknowledged. The processor fetches the vector number from the interrupting device, classifying the reference as an interrupt acknowledge and displaying the level number of

the interrupt being acknowledged on the address bus. If external logic requests an automatic vectoring, the processor internally generates a vector number which is determined by the interrupt level number. If external logic indicates a bus error, the interrupt is taken to be spurious, and the generated vector number references the spurious interrupt vector. The processor then proceeds with the usual exception processing, saving the program counter and status register on the supervisor stack. The saved value of the program counter is the address of the instruction which would have been executed had the interrupt not been present. The content of the interrupt vector whose vector number was previously obtained is fetched and loaded into the program counter, and normal instruction execution commences in the interrupt handling routine. A flow chart for the interrupt acknowledge sequence is given in Figure 42, a timing diagram is given in Figure 43, and the interrupt exception timing sequence is shown in Figure 44.

Table 21 Internal Interrupt Level

Level	12	11	10	Interrupt
7	1	1	1	Non-Maskable Interrupt
6	1	1	0)
5	1	0	1	
4	1	0	0	> Maskable Interrupt
3	0	1	1	
2	0	1	0	
1	0	0	1	
0	0	0	0	No Interrupt


(NOTE) The internal interrupt mask level (12, 11, 10) are inverted to the logic level applied to the pins (IPL₁, IPL₁, IPL₀).

Last Bus Cycle of Instruction

(Read or Write)

Idle

(SSP)



¹ Although a vector number is one byte, both data strobes are asserted due to the microcode used for exception processing. The processor does not recognize anything on data lines D_a through D₁₅ at this time.

Figure 43 Interrupt Acknowledge Sequence Timing Diagram

OHITACHI

962 Hitachi America, Ltd. • Hitachi Plaza • 2000 Sierra Point Pkwy. • Brisbane, CA 94005-1819 • (415) 589-8300

CLK

 \overline{UDS}^{\bullet} \overline{LDS} $\overline{R/W}^{\bullet}$ $\overline{DTACK}^{\bullet}$ $D_{a} \sim D_{15}$ $D_{b} \sim D_{2}$

 $FC_0 \sim FC_2$ $\overline{IPL_0} \sim \overline{IPL_2}$

 $A_1 \sim A_3$ \overline{AS}




Figure 44 Interrupt Exception Timing Sequence

Priority level seven is a special case. Level seven interrupts cannot be inhibited by the interrupt priority mask, thus providing a "non-maskable interrupt" capability. An interrupt is generated each time the interrupt request level changes from some lower level to level seven. Note that a level seven interrupt may still be caused by the level comparison if the request level is a seven and the processor priority is set to a lower level by an instruction.

UNINITIALIZED INTERRUPT

An interrupting device asserts \overline{VPA} or provides an interrupt vector during an interrupt acknowledge cycle to the 68000. If the vector register has not been initialized, the responding HD68000 Family peripheral will provide vector 15, the unitialized interrupt vector. This provides a uniform way to recover from a programming error.

SPURIOUS INTERRUPT

If during the interrupt acknowledge cycle no device responds by asserting DTACK or VPA, the bus error line should be asserted to terminate the vector acquisition. The processor separates the processing of this error from bus error by fetching the spurious interrupt vector instead of the bus error vector. The processor then proceeds with the usual exception processing.

INSTRUCTION TRAPS

Traps are exceptions caused by instructions. They arise either from processor recognition of abnormal conditions during instruction execution, or from use of instructions whose normal behavior is trapping.


Some instructions are used specifically to generate traps. The TRAP instruction always forces an exception, and is useful for implementing system calls for user programs. The TRAPV and CHK instructions force an exception if the user program detects a runtime error, which may be an arithmetic overflow or a subscript out of bounds.

The signed divide (DIVS) and unsigned divide (DIVU) instructions will force an exception if a division operation is attempted with a divisor of zero.

ILLEGAL AND UNIMPLEMENTED INSTRUCTIONS

Illegal instruction is the term used to refer to any of the word bit patterns which are not the bit pattern of the first word of a legal instruction. During instruction execution, if such an instruction is fetched, an illegal instruction exception occurs. Word patterns with bits 15 through 12 equaling 1010 or 1111 are distinguished as unimplemented instructions and separate exception vectors are given to these patterns to permit efficient emulation. This facility allows the operating system to detect program errors, or to emulate unimplemented instructions in software.

ILLEGAL INSTRUCTION EXAMPLE



PRIVILEGE VIOLATIONS

In order to provide system security, various instructions are privileged. An attempt to execute one of the privileged instructions while in the user state will cause an exception. The privileged instruction are:

STOP	AND (word) Immediate to SR
RESET	EOR (word) Immediate to SR
RTE	OR (word) Immediate to SR
MOVE to SR	MOVE USP


TRACING

To aid in program development, the 68000 includes a facility to allow instruction by instruction tracing. In the trace state, after each instruction is executed an exceptions is forced, allowing a debugging program to monitor the execution of the program under test.

The trace facility uses the T-bit in the supervisor portion of the status register. If the T-bit is negated (off), tracing is disabled, and instruction execution proceeds from instruction to instruction as normal. If the T-bit is asserted (on) at the beginning of the execution of an instruction, a trace exception will be generated after the execution of that instruction is completed. If the instruction is not executed, either because an interrupt is taken, or the instruction is illegal or privileged, the trace exception does not occur. The trace exception also does not occur if the instruction is aborted by a reset, bus

error, or address error exception. If the instruction is indeed executed and an interrupt is pending on completion, the trace exception is processed before the interrupt exception. If, during the execution of the instruction, an exception is forced by that instruction, the forced exception is processed before the trace exception.

As an extreme illustration of the above rules, consider the arrival of an interrupt during the execution of a TRAP instruction while tracing is enabled. First the trap exception is processed, then the trace exception, and finally the interrupt exception. Instruction execution resumes in the interrupt handler routine.



go to trace exception processing.

2 Execute trace exception sequence.

Execute trace service routine. 4. At the end of the service routine, execute return from exception (RTE).

BUS ERROR


Bus error exceptions occur when the external logic requests that a bus error be processed by an exception. The current bus cycle which the processor is making is then aborted. Whether the processor was doing instruction or exception processing, that processing is terminated, and the processor immediately begins exception processing.

Exception processing for bus error follows the usual sequence of steps. The status register is copied, the supervisor state is entered, and the trace state is turned off. The vector number is generated to refer to the bus error vector. Since the processor was not between instructions when the bus error exception request was made, the context of the processor is more detailed. To save more of this context, additional information is saved on the supervisor stack. The program counter and the copy of the status register are of course saved. The value saved for the program counter is advanced by some amount, one to five words beyond the address of the first word of the instruction which made the reference causing the bus error. If the bus error occurred during the fetch of the next instruction, the saved program counter has a value in the vicinity of the current instruction, even if the current instruction is a branch, a jump, or a return instruction. Besides the usual information, the processor saves its internal copy of the first word of the instruction being processed, and the address which was being accessed by the aborted bus cycle. Specific information about the access is also saved: whether it was a read or a write, whether the processor was processing an instruction or not, and the classification displayed on the function code outputs when the bus error occurred. The processor is processing an instruction if it is in the normal state or processing a Group 2 exception; the processor is not processing an instruction if it is processing a Group 0 or a Group 1 exception. Figure 45 illustrates how this information is organized on the supervisor stack. Although this information is not sufficient in general to effect full recovery from the bus error, it does allow software diagnosis. Finally, the processor commences instruction processing at the address contained in the vector. It is the responsibility of the error handler routine to clean up the stack and determine where to continue execution.

If a bus error occurs during the exception processing for a bus error, address error, or reset, the processor is halted, and all processing cases. This simplifies the detection of catastrophic system failure, since the processor removes itself from the system rather than destroy all memory contents. Only the RES pin can restart a halted processor.

ADDRESS ERROR

Address error exceptions occur when the processor attempts to access a word or a long word operand or an instruction at an odd address. The effect is much like an internally generated bus error, so that the bus cycle is aborted, and the processor ceases whatever processing it is currently doing and begins exception processing. After exception processing commences, the sequence is the same as that for bus error including the information that is stacked, except that the vector number refers to the address error vector instead. Likewise, if an address error occurs during the exception processing for a bus error, address error, or reset, the processor is halted. As shown in Figure 46, an address error will execute a short bus cycle followed by exception processing.



R/W (read/write): write = 0, read = 1. I/N (instruction/not): instruction = 0, not = 1

Figure 45 Exception Stack Order (Group 0)




Figure 46 Address Error Timing

■ INTERFACE WITH HD6800 PERIPHERALS

Hitachi's extensive line of HD6800 peripherals are directly compatible with the 68000. Some of these devices that are particularly useful are:

HD6821	Peripheral Interface Adapter
HD6840	Programmable Timer Module
HD6843	Floppy Disk Controller
HD6845S	CRT Controller
HD46508	Analog Data Acquisition Unit
HD6850	Asynchronous Communication Interface
	Adapter
HD6852	Synchronous Serial Data Adapter

To interface the synchronous HD6800 peripherals with the asynchronous 68000, the processor modifies its bus cycle to meet the HD6800 cycle requirements whenever an HD6800 device address is detected. This is possible since both processors use memory mapped I/O. Figure 48 is a flow chart of the interference operation between the processor and HD6800 devices.

DATA TRANSFER OPERATION

Three signals on the processor provide the HD6800 interface. They are enable (E), valid memory address (VMA), and valid peripheral address (VPA). Enable corresponds to the E or ϕ_2 signal in existing HD6800 systems. The bus frequency is one tenth of the incoming 68000 clock frequency. The timing of E allows 1 MHz peripherals to be used with an 8 MHz 68000. Enable has a 60/40 duty cycle; that is, it is low for six input clocks and high for four input clocks. This duty cycle allows the processor to do successive VPA accesses on successive E pulses.

HD6800 cycle timing is given in Figures 49 and 50. At state zero (S0) in the cycle, the address bus is in the high-impedance state. A function code is asserted on the function code output lines. One-half clock later, in state 1 the address bus is released from the high-impedance state.

During state 2, the address strobe (\overline{AS}) is asserted to indicate that there is a valid address on the address bus. If the bus cycle is a read cycle, the upper and/or lower data strobes are also asserted in state 2. If the bus cycle is a write cycle,




Figure 47 Connection of HD6800 Peripherals

the read/write (R/\overline{W}) signal is switched to low (write) during state 2. One half clock later, in state 3, the write data is placed on the data bus, and in state 4 the data strobes are issued to indicate valid data on the data bus. The processor now inserts wait states until it recognizes the assertion of \overline{VPA} .

The \overline{VPA} input signals the processor that the address on the bus is the address of an HD6800 device (or an area reserved for HD6800 devices) and that the bus should conform to the ϕ_2 transfer characteristics of the HD6800 bus. Valid peripheral address is derived by decoding the address bus, conditioned by address strobe. Chip select for the HD6800 peripherals should be derived by decoding the address bus conditioned by \overline{VMA} .


After the recognition of \overline{VPA} , the processor assures that the Enable (E) is low, by waiting if necessary, and subsequently asserts \overline{VMA} . Valid memory address is then used as part of the chip select equation of the peripheral. This ensures that the HD6800 peripherals are selected and deselected at the correct time. The peripheral now runs in cycle during the high portion of the E signal. Figures 49 and 50 depict the best and worst case HD6800 cycle timing. This cycle length is dependent strictly upon when \overline{VPA} is asserted in relationship to the E clock.


dependent strictly upon when VPA is asserted in relationship to the E clock.

If we assume that external circuitry asserts ∇PA as soon as possible after the assertion of \overline{AS} , then ∇PA will be recognized as being asserted on the falling edge of S4. In this case, no "extra" wait cycles will be inserted prior to the recognition of $\overline{\nabla PA}$ asserted and only the wait cycles inserted to synchronize with the E clock will determine the total length of the cycle. In any case, the synchronization delay will be some integral number of clock cycles within the following two extremes:

- Best Case VPA is recognized as being asserted on the falling edge three clock cycles before E rises (or three clock cycles after E falls).
- Worst Case -- VPA is recognized as being asserted on the falling edge two clock cycles before E rises(or four clock cycles after E falls).

During a read cycle, the processor latches the peripheral data in state 6. For all cycles, the processor negates the address and data strobes one half clock cycle later in state 7, and the Enable signal goes low at this time. Another half clock later, the address bus is put in the high-impedance state. During a write cycle, the data bus is put in the high-impedance state





🕲 HITACHI




Figure 50 68000 to HD6800 Peripheral Timing-Worst Case




Figure 51 68000 to HD6800 Peripheral Timing Diagram





Figure 52 HD6800 Interface—Example 1

968 HITACHI Hitachi America, Ltd. • Hitachi Plaza • 2000 Sierra Point Pkwy. • Brisbane, CA 94005-1819 • (415) 589-8300



ComparisonHITACHIHitachi America, Ltd. • Hitachi Plaza • 2000 Sierra Point Pkwy. • Brisbane, CA 94005-1819 • (415) 589-8300969


4

and the read/write signal is switched high. The peripheral logic must remove \overline{VPA} within one clock after address strobe is negated.

Figure 51 shows the timing required by HD6800 peripherals, the timing specified for HD6800, and the corresponding timing for the 68000. Two example systems with HD6800 peripherals are shown in Figures 52 and 53. The system in Figure 52 reserves the upper eight megabytes of memory for HD6800 peripherals. The system in Figure 53 is more efficient with memory and easily expandable, but more complex. DTACK should not be asserted while \overline{VPA} is asserted. Notice that the 68000 \overline{VMA} is active low, contrasted with the active high HD6800 VMA. This allows the processor to put its buses in the high-impedance state on DMA requests without inadvertently selecting peripherals.

INTERRUPT OPERATION

During an interrupt acknowledge cycle while the processor is fetching the vector, if \overline{VPA} is asserted, the 68000 will assert \overline{VMA} and complete a normal HD6800 read cycle as shown in Figure 54. The processor will then use an internally generated



* Although a vector number is one byte, both data strobes are asserted due to the microcode used for exception processing. The processor does not recognize anything on data lines D₄ through D₁₅ at this time.

Figure 54 Autovector Operation Timing Diagram

vector that is a function of the interrupt being serviced. This process is known as autovectoring. The seven autovectors are vector numbers 25 through 31 (decimal).

This operates in the same fashion (but is not restricted to) HD6800 interrupt sequence. The basic difference is that there are six normal interrupt vectors and one NMI type vector. As with both the HD6800 and the 68000's normal vectored interrupt, the interrupt service routine can be located anywhere in the address space. This is due to the fact that while the vector numbers are fixed, the contents of the vector table entries are assigned by the user.

Since \overline{VMA} is asserted autovectoring, the HD6800 peripheral address decoding should prevent unintended accesses.

CONDITION CODES COMPUTATION

This provides a discussion of how the condition codes were developed, the meanings of each bit, how they are computed, and how they are represented in the instruction set details.

CONDITION CODE REGISTER

The condition code register portion of the status register contains five bits:

- N Negative
- Z Zero
- V Overflow
- C Carry
- X Extend

The first four bits are true condition code bits in that they reflect the condition of the result of a processor operation. The X-bit is an operand for multiprecision computations. The carry bit (C) and the multiprecision operand extend bit (X) are separate in the 68000 to simplify the programming model.

HITACHI

970 Hitachi America, Ltd. • Hitachi Plaza • 2000 Sierra Point Pkwy. • Brisbane, CA 94005-1819 • (415) 589-8300

CONDITION CODE REGISTER NOTATION

In the instruction set details, the description of the effect on the condition codes is given in the following form:

Condition Codes	:	x	N	Z	<u>v</u>	C			
Where									
N (negative)			he m leared			ficant l	bit o	f the	result
Z (zero)	set	if th	e resu	ilt eq	uals	zero. C	leare	d othe	rwise.
V (overflow)						ithmet ilt is n			

flow. This resentable in the operand size. Cleared otherwise.

set if a carry is generated out of the most C (carry) significant bit of the operands for an addition. Also set if a borrow is generated in a subtraction. Cleared otherwise.

transparent to data movement. When affect-X (extend) ed, it is set the same as the C-bit.

The notational convention that appears in the representation of the condition code registers is:

- set according to the result of the operation *
- not affected by the operation
- 0 cleared
- 1 set

undefined after the operation U

• CONDITION CODE COMPUTATION

Most operations take a source operand and a destination operand, compute, and store the result in the destination location. Unary operations take a destination operand, compute, and store the result in the destination location. Table 22 details how each instruction sets the condition codes.

– Not affected U Undefined 7 Other— see Special Defini	tion		X = N =		· RO	Sm – Source operand most significant bit Dm – Destination operand most significant bit Rm – Result bit most significant bit n – bit number r – shift amount
ROR (r = 0)		•		0	0	
ROR		+	•		2	C = D _{r-1}
ROXR (r = 0)	<u> -</u> -	•	↓ :	0	1 ?	C = X
ASR, LSR (r = 0)	-	<u> </u>	•	0	0	
ASR, LSR, ROXR	•	•	•	0	?	$C = D_{r-1}$
ROL (r = 0)	-	•	•	0	<u> </u>	
ROL	-	•	•	0	?	$C = D_{m-r+1}$
ROXL (r = 0)	-	•	•	0	?	C = X
LSR (r = 0)	-	•	•	0	0	
LSL, ROXL	•	•	•	0	?	$C = D_{m-r+1}$
ASL (r = 0)	-	•	•	0	0	
ASL	•	•	•	?	?	$V = Dm \cdot (\overline{D_{m-1}} + + \overline{D_{m-r}}) + Dm \cdot (D_{m-1} + + D_{m-r}) C = D_{m-r+1}$
BTST, BCHG, BSET, BCLR	-	-	?	-	- 1	Z = Dn
NEG NEGX	•	•	,	? ?	?	V = Dm • Rm, C = Dm + Rm V = Dm • Rm, C = Dm + Rm Z = Z • Rm • • R0
SBCD, NBCD	•	υ	?	U	?	C = Decimal Borrow Z = Z + Rm + + RD
MULS, MULU		•	•	0	0	
CMPM DIVS, DIVU	-	•	•	7	0	C = Sm · Dm + Rm · Dm + Sm · Rm V = Division Overflow
CMP, CMPI,	-	•	•	?	?	Z = Z · Řm · · ŘŎ V = Sm · Dm · Řm + Sm · Dm · Rm
SUBQ SUBX	•	•	7	?	?	$V = \overline{Sm} \cdot \underline{Dm} \cdot \overline{Rm} + \underline{Sm} \cdot \overline{Dm} \cdot \overline{Rm}$ $C = Sm \cdot \overline{Dm} + Rm \cdot \overline{Dm} + Sm \cdot Rm$
SUB, SUBI	•	•	•	?	7	V ≈ Sm · Dm · Rm + Sm · Dm · Rm C = Sm · Dm + Rm · Dm + Sm · Rm
MOVEQ, MOVE, OR, ORI, CLR, EXT, NOT, TAS, TST CHK		•	U	- U	U	
AND, ANDI, EOR, EORI,	-	•	•	0	0	
ADDX	•	•	?	?	7	V = Sm · Dm · Rm + Sm · Dm · Rm C = Sm · Dm + Rm · Dm + Sm · Rm Z = Z · Rm · · R0
ADD, ADDI, ADDQ	•	•	•	?	?	$V = Sm \cdot Dm \cdot \overline{Rm} + \overline{Sm} \cdot \overline{Dm} \cdot \overline{Rm}$ $C = Sm \cdot Dm + \overline{Rm} \cdot Dm + Sm \cdot \overline{Rm}$
ABCD	•	U	?	U	?	C = Decimal Carry Z = Z + Rm + + R0
Operations	X	N	Z	V	C	Special Definition

Table 22 Condition Code Computations

🔘 HITACHI Hitachi America, Ltd. • Hitachi Plaza • 2000 Sierra Point Pkwy. • Brisbane, CA 94005-1819 • (415) 589-8300 971

L

CONDITIONAL TESTS

Table 23 lists the condition names, encodings, and tests for the conditional branch and set instructions. The test associated with each condition is a logical formula based on the current state of the condition codes. If this formula evaluates to 1, the condition succeeds, or is true. If the formula evaluates to 0, the condition is unsuccessful, or false. For example, the T condition always succeeds, while the EQ condition succeeds only if the Z bit is currently set in the condition codes.

Mnemonic	Condition	Encoding	Test
Ť	true	0000	1
F	false	0001	0
HI	high	0010	Ē·Ī
LS	low or same	0011	C + Z
CC	carry clear	0100	<u>Č</u> .
CS	carry set	0101	С
NE	not equal	0110	Z
EQ	equal	0111	Z
VC	overflow clear	1000	∇
VS	overflow set	1001	V
PL	plus	1010	N
MI	minus	1011	N
GE	greater or equal	1100	$N \cdot V + \overline{N} \cdot \overline{V}$
LT	less than	1101	$N \cdot \nabla + \overline{N} \cdot \nabla$
GT	greater than	1110	$N \cdot V \cdot \overline{Z} + \overline{N} \cdot \overline{V} \cdot \overline{Z}$
LE	less or equal	1111	$Z + N \cdot \overline{V} + \overline{N} \cdot V$

Table 2	3 Cone	ditional	Tests
---------	--------	----------	-------

INSTRUCTION SET

The following paragraphs provide information about the addressing categories and instruction set of the 68000.

ADDRESSING CATEGORIES

Effective address modes may be categorized by the ways in which they may used. The following classifications will be used in the instruction definitions.

- Data If an effective address mode may be used to refer to data operands, it is considered a data addressing effective address mode.
- Memory If an effective address mode may be used to refer to memory operands, it is considered a memory addressing effective address mode.
- Alterable If an effective address mode may be used to refer to alterable (writeable) operands, it is considered an alterable addressing effective address mode.
- Control If an effective address mode may be used to refer to memory operands without an associated size, it is considered a control addressing effective address mode.

Table 24 shows the various categories to which each of the effective address modes belong. Table 25 is the instruction set summary.

The status register addressing mode is not permitted unless it is explicitly mentioned as a legal addressing mode.

These categories may be combined so that additional, more restrictive, classifications may be defined. For example, the instruction descriptions use such classifications as alterable memory or data alterable. The former refers to those addressing modes which are both alterable and memory addresses, and the latter refers to addressing modes which are both data and alterable.

INSTRUCTION PRE-FETCH

The 68000 uses a 2-word tightly-coupled instruction prefetch mechanism to enhance performance. This mechanism is described in terms of the microcode operations involved. If the execution of an instruction is defined to begin when the microroutine for that instruction is entered, some features of the prefetch mechanism can be described.

- When execution of an instruction begins, the operation word and the word following have already been fetched. The operation word is in the instruction decoder.
- 2) In the case of multi-word instructions, as each additional word of the instruction is used internally, a fetch is made to the instruction stream to replace it.
- 3) The last fetch from the instruction stream is made when the operation word is discarded and decoding is started on the next instruction.
- 4) If the instruction is a single-word instruction causing a branch, the second word is not used. But because this word is fetched by the preceding instruction, it is impossible to avoid this superfluous fetch. In the case of an interrupt or trace exception, both words are not used.
- 5) The program counter usually points to the last word fetched from the instruction stream.

OHITACHI

Effective				Add	ressing Categ	ories
Address Modes	Mode	Register	Data	Memory	Control	Alterable
Dn	000	register number	X	-	-	×
An	001	register number	-	-	_	X
An@	010	register number	X	×	X	X
An@+	011	register number	X	X	_	X
An@ -	100	register number	X	X	-	j X
An@(d)	101	register number	X	×	×	X
An@(d, ix)	110	register number	X	X	×	X
xxx.W	111	000	X	X	X	X
xxx.L	111	001	X	X	X	X
PC@(d)	111	010	X	×	×	_
PC@(d, ix)	111	011	X	X	X	-
#xxx	111	100	×	X	<u> </u>	

Table 24 Effective Addressing Mode Categories

The following example illustrates many of the features of instruction prefetch. The contents of memory are assumed to be as illustrated in Figure 55.

0			
	ORG	0	DEFINE RESTART VECTOR
	DC.L DC.L	INISSP RESTART	INITIAL SYSTEM STACK POINTER RESTART SYSTEM ENTRY POINT
	ORG DC.L	INTVECTOR INTHANDLER	DEFINE AN INTERRUPT VECTOR HANDLER ADDRESS FOR THIS VECTOR
	ORG		SYSTEM RESTART CODE
RESTART:	NOP BRA.S ADD.W	LABEL D0, D1	NO OPERATION EXAMPLE SHORT BRANCH ADD REGISTER TO REGISTER
LABEL:	SUB.W CMP.W SGE.B	DISP(A0), A1 D2, D3 D7	SUBTRACT REGISTER INDIRECT WITH OFFSET COMPARE REGISTER TO REGISTER Scc TO REGISTER
INTHANDL		LONGADR1, LONGADR2	MOVE WORD FROM AND TO LONG ADDRESS NO OPERATION REGISTER SWAP

Figure 55 Instruction Prefetch Example, Memory Contents

The sequence we shall illustrate consists of the power-up reset, the execution of NOP, BRA, SUB, the taking of an interrupt, and the execution of the MOVE.W xxx.L to yyy.L.

The order of operations described within each microroutine is not exact, but is intended for illustrative purpose only.

Microroutine	Operation	Location	Operand
Reset	Read	0	SSP High
	Read	2	SSP Low
	Read	4	PC High
	Read	6	PC Low
	Read	(PC)	NOP
	Read	+ (PC)	BRA
	<begin nop=""></begin>		
NOP	Read	+ (PC)	ADD
	 begin 8RA>		
BRA	PC=PC+d		
	Read	(PC)	SUB
	Read	+ (PC)	DISP
	<begin sub=""></begin>		
SUB	Read	+(PC)	CMP
	Read	DISP(A0)	<src></src>
	Read	+ (PC)	\$GE
	<begin cmp=""></begin>	<take int=""></take>	
INTERRUPT	Write	- (SSP)	PC Low
	Read	<int ack=""></int>	Vector #
	Write	- (SSP)	ŚR
	Write	- (SSP)	PC High
	Read	(VR)	PC High
	Read	+(VR)	PC Low
	Read	(PC)	MOVE
	Read	+ (PC)	xxx High
	 begin MOVE>		•
MOVE	Read	+ (PC)	xxx Low
	Read	+ (PC)	yyy High
	Read	***	<src></src>
	Read	+ (PC)	YYY LOW
	Write	YYY	<dest></dest>
	Read	+ (PC)	NOP
	Read	+ (PC)	SWAP
	<begin nop=""></begin>		

Figure 56 Instruction Prefetch Example

• DATA PREFETCH

Normally the 68000 prefetches only instructions and not data. However, when the MOVEM instruction is used to move data from memory to registers, the data stream is prefetched in

order to optimize performance. As a result, the processor read one extra word beyond the higher end of the source area. Fo example, the instruction sequence in Figure 57 will operate a shown in Figure 58.)[

	MOVEM. L	A, D0/D1	MOVE TWO LONGWORDS INTO REGISTERS
A	DC.W	1	WORD 1
8	DC.W	2	WORD 2
С	DC.W	3	WORD 3
D	DC.W	4	WORD 4
E	DC.W	5	WORD 5
F	DC.W	6	WORD 6

Figure 57 MOVEM Example, Memory Contents

Assume Effective Address Evaluation is Already Done Microroutine Operation Location **Other Operations** MOVEM Read A Prepare to Fill D0 Read A - DOH 8 Read С B → DOL Prepare to Fill D1 C→D1H D→D1L D Read Read Ε **Detect Register List Complete**

Figure 58 MOVEM Example, Operation Sequence

Table 25 Instruction Set

nemonic	Size	Addr	;)n		4a	<i>{}</i>	4n,	(A.)	••	- 0	Ani	d.A	(0)	diAn	X::	Abs	W.	Ap.		díP	PC;	d(PC.	Хн	s = "mr 0 - SP			Opcode E	Bit Patterr		Sec em	C, nom Code
peration	VILC	Mode	#		#		#		*		#	· 1	"	·	2		#		4	-	#				#		5430	1098	7654	4. č	ļ	100
CID 1 Digits Di si ary	9/9 1	s Ari S-Dit d-Dit S-Dit S-Dit S-Dit	d 2 d s 2 s 2 s 2 s 2	6			2227	12 8 20	2222	12 8 20 14	22222	14 10 22 16	4	16 12 24	*	13.14 26 20	4 4 4	16 12 74 H	5 5 5 5	20 16 28 22	•	12		14	4	8	: 100 1101 1101 1101	RRRI DDD1 DDD1 DDD1 DDD0	SSee 10EE	EEEE	2:0 - d + Dn →d Dn + S →DX d + Dn →d En + S →Dn	· •
DA d Address DI d immed	¥ 9 W	d An d An Srimme.	5 5 6 6 6	8 8 8	2 2 4	R B B B B B B B B B B B B B B B B B B B	4	16 16 28	4	16 28	4	18 18 30	4 4 8	16 18 20 32	4 6 8	18 20 22 34	4	16 18 20 32	6 6 10	E 224 24 36	4	15	4	18. I	4		6000 1101	4440 4441 0110	SSEE	EFEE	4 - 4 d + #d	****
DQ d Quick	L 0/10	simm3	d 2 d 2 d 2 d 2 d 2 d 2	4	2 2 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3	4 8 1 2 2	22	an (an tao) 'a' far tao 'a'	2	X X	2	18	4	÷ 4	4	18 16 16	4	14 14 1 14	6					-			1101 1101 1101	4440 RRR4 RR#1 RRB1	\$500 \$500 1000	Orre Orre	d- s+X +d	****
_	ан L	s: (An) s0n d0n s0n	₫ 5 2 0 2	4			2.2.2.2	5 25 14	2020	1	2	30	4	12 13 18	4	.4 .26	4	14 12 18	6 6	16 17 27	4		4	.4 20 .	4	1 	1100 1100	RRR1 5PD1 DPD5 DPD5 DD00		frrr FFFF EFEE eese	a Lotie of Stried Jon Lato Stried Ids and Striet Jons⊇and Striet	· ••
DI 5 Immed L, ASR thmetic	8/14 L 8 #		d 2 d 2 d 2	- 16 6 - 2 6 - 2	nİ		6	16 21	6	16 78	6	18 30	8	20	15	20 22 24	8	20	10	N X		.				80		444	8× 0 8×90	ATT OF	(d <and> # →0</and>	
t nory IG and	1. 1	count On count:#L+8 count:L MCCOCC		8 • 2 8 • 2			7• 2	12 16	2 • 2	12 16	2.	14 18	4	1112	4-	18	4 - 4" 6.	16	6. 6	20 24		s . I					FI 0 FI 00 6000 6000	4445 0005 1777 1986	1000 11EE 018E 018E	PDDD EEEE EEEE	$ \begin{array}{c} & & \\ & & \\ & & \\ \hline & & \\ \hline & & \\ & & \\ \hline \\ \hline$	*
nge . R and ar	5	bet S≭De bet Stateme bet II Dn bet II Dn bet II Dn		<8 <12 <12	ì		2		4	ii F		, - . .	4 6	14 25 21	4	1917	4		ň	N							0000	+ 0 0 0 + + + +	10 EE 10 EE 10 EE	EEEE EEEE EEEE EEEE	fort,# of d +2 O +1bit+# of d	*
T and		bil Simm bit Sitter bit Sitter bit Sitter	d 4 4: 4: 4: 4: 4: 4:	20			24	12 15	2	12 16	2	14 18	4	16 20	•	18 22	6	16 20	6	20 24							895(899(889() (000) rrr1 1990 1990 1900	IIEE IIEE IIEE IIEE	EEEE EEEE EEEE EEEE	~(bit) \$of d→2. }→(bit) \$ of d	
T est	8	bit⊈Dn bit⊈imim bit⊈Dn bit⊈Imim	d d d 2	6			2	8 12	2	8 12	2	10 .4	6	12 16	6	14 18	6 6	e**	8	16 20	ó	12 16	4 6	14 18		10	0000 0000 0000) rrr) 1000) Trr) 100	00EF 00EF 00EF	EEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEE	jerber≖ ordet Noter≖ ordet	
k Reg Against ids	В ж	jan jan	4)	10		1740	2	<#	2	14	2	< 46 16	4	< 49 18		< 50 20		<48 18	6	<\$ 21	•	<48 18	141	< % 20	4	C48 14		5 60 0		· FEEE	Dar>(bound). then trap c +MF C +J	- 0
Operand pare	1. 1		1 2 5 2 1 2	6	T,		127		22		2	19 16		12 18		11	4	2 1	6	10 11 12		14 14		#ご 数 16	•			DDD4		* ****	9	
A pare ess 9 pare imm	16/18	ic An d An Shain	5 2 5 2		2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2		1	1.2		14 12 20	1	15 16 12	6	19 16 24		3 20 2 4 2 4		8 15 24	10	22 2 7 0		18		26	5	4		: 444: B:1300	SSEI			
PM Ipare Nory S	В # L	s (k) + s (h) + 240-0000		: 			2	<	1	20 <	1 2	< 10	1	< 101			4.*	< 14	6	< 110		< 100	44	< 198	1	< 162		9-960 I	1		(ra)	
le Signed J te gned		d Dr			40 3 3 3 1 1 1 1 1 1 1 1 1 1	- 		- 	12	' : 12 : 12 : 20	2			42 184 28				16 24	د •	20 28	1	هد. ا		~ ≭ `		ц ,		a biita Ferri		e eere	o De3C so≞ e De est C de De∺ed est p	•
usive OR ca: II iusive OR hediate		s imm s imm	d 4 d 6				4	20	4	20	- 6 - 4 - 8	22		24	6				8 10	25			11			2	906 đ			F F F F F F	 c • = +:	•
nange Isters						•				() -														43 		- 1	110 110 010	• : XAA • : DDD • : : : • :	11010 11010 1100	9 (IAAA 9 1AAA 9 0.0100	i∦ 1 51 1 +51 8 .5 1 , 51 15 +511 16 31	
i Extend d Effect Address K		disp Imm			4	100 16	1		ł					*						2	P			2	1	10.0	010	8 AAA		1 1051		
ik and ocate	ا ــــ نهـــــ	<u> </u>		<u> </u>		:		: 		 	:			!	ļ				·		i		. : 								92+ 320-92	
	10003	difion Code (or-Code	omputat	25					T est	ess Pe	esir Tor Ter A				N 3	Directio Destination	on D Mon	Hight A M.	1.1	Bit P	- H - C	aktina Vzelik	еу 				- 1.g. H ,	.				

(to be continued)

4

HITACHIHitachi America, Ltd. • Hitachi Plaza • 2000 Sierra Point Pkwy. • Brisbane. CA 94005-1819 • (415) 589-8300975

Млеттопіс		T	Addr			On			An	Τ	(An)		An) +		- (A	л)	d(An)	d	An,	Xi)	Ab	s. W	A	bs. L	٦.	J(PC)	1	(PC, X		Imme		0	pcode	Bit Patter	п	T				Condition
Operation	Size		Mode		#	Γ		*	~	#	~	#	Τ.	-+,	,	-	#	~	*		~	#		+	-	#	T	-		-10	= SR/C	_	11 32		7654	321		8	3oolean	1	Codes XNZVC
LSL, LSR Logical Shift Mernory MOVE Move Data	8 W L W 8 W	count count count count s=Da s=Aa	=]- 05 =]- 	0 80 80 80 80 8	2	6 8 8	•		MEA	2.22	9	2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2		2 2 1 10 1 10		4 8 9 3	4.)6	1.5	10	18 14 18	4 •	16 12	6.	20 * 16								10	rrrf QQQI rrrf QQQI 0011	SS10 SS00 1010 1000	100 100 100 100 100	D D D D E			יייי ז'דר ז'די	***0
		5:(A) 5:(A)5	():+ n: n: n:x) W L C) C() C(x)	4 0 0 4 4 4 0 0	2 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4		4		NEA DVEA DVEA DVEA DVEA DVEA DVEA DVEA DV	222444844222			2 1 1			14 14 16 18 16 20 16 18 12 12 12	4 4 5 6 6 8 6 6 6 4 4	12 6 6 8 20 32 20 27 16 6 6	4 6 6 8 6 8 6 6 8 6 6 8 6 6 8 6 6 8 6 6 8 6 6 8 6 6 8 6 6 8 6 6 8 6 6 8 6 6 8 7 6 7 6		18 20 22 24 22 26 26 18 18 18	4 4 5 6 6 6 6 4 4	12 16 18 20 22 20 22 26 16 16 16	6 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8	20 22 24 26 24 28 24 28 20 20 20 20																
		5 An 5 An 5 (A 5 d(A 5 d(A 5 Abs 5 Abs 5 Abs 5 Abs 5 Abs 5 Abs 5 Abs 5 Abs 5 Abs 5 Abs	ni) njX()(W C	d d d d d	222444644		2 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	HC 新聞 新聞 HC HC	NEA NEA NEA NEA NEA NEA NEA	224 4 6 4 4	21	14	2			N R 22 28 28 28 19 19	444666866	24 26 28 30 28 19 19 19 19 19 19 19 19 19 19 19 19 19	46666		26 26 30 32 30 34 30	4 4 5 5 5 6 6	24 26 28 30 31 28 10	6 6 8 10 8 8	28 28 30 32 32 36 34 36 34	1			4 - AN							1.07 1899 2007 - 28 2000 - 28 2000 - 28 2000 - 28 2000 - 28 2000 - 28 2000 - 28 2000 -			ça X		in the second se
MOVE Move to Con- dition Codes MOVE Move to from Status Reg	₩ 1	d CDR	35 - -		2			WC	NEA	2	16	2				18 8	4 4 4	20 20		-	22	8	24 20 20 15	10 6 6 6	28 - 24 -24 -20		20 20 20		22		16	01	00 (0110 0110 0000	fiee Diee Diee Diee	eler eee	e E	s +0201 s +SR s +SR s →MP SR +d	Y.,		****
MOVE Move to from User SP (A7) MOVEA Move Address MOVEM Move Multiple		s dSP d USP d Ar d Ar s XA		d S			1	22	4 1	· · ·		100 - 100 -				10 14 14		12 16	4		4 8 - A m	4 4 6	12 16 19	6	16 20 16	4	12 16		14		8	00 00	00 1 11 A 10 A	440	0110 0110 01ee 01ee	eero eero		69 - + A In - (15) - An			
Registers MOVEP Move	.	di Kri Si Xin Si Din Si Din Si di Ar		5 6 5	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1						12 - 1 8 - 9 12 - 8		12 -		8	8n	6 1	16 - A 2 - 8 6 - 8	6	18 14 18	en Bri Bri	6	16 - 8 ? - 8n 16 - 8		20 - 4 X - 8 20 - 4	6 6	16 - 16 -	m 6				01 01 01 00	00 1 00 1 00 1 00 1 00 1 00 1	100 000 100 100 100 100 100 100	1000 11000 1000	40 EEEI 40* 40* 144 144		•0n b	a () by byte	s .	на, , я
Peripheral MOVEQ Move Quick MULS Multiply	L #	s di Ar s Immi d Dr	•	•0	2						:			4		76		78			80	4	18	5	82	4	7	8 4	15 • 8	0 4	- 	00 • • •	00 D 00 D 4 D; 10 00 D	DD1	1100 0100 0000 11ee	000			iy byte is byte •De		• ••0 0
Signed MULU Multiply Unsigned NBCD Negate Digit	9	d Dn	۰,	5	2		70			2	- 7	2		2	<	76	•	- 78 14. 7 14	4	<	80		< 78	6	< 82	•	< 1		<) 23		< 74	1	80 D 00 1	59) (19)	11 00 E E			8 × 1 410	- 		• * • 0 0 • U * U *
VEG Vegale Binary VEGX Vegative Multi precision	BW BW			đ d	2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2	4 6 4 6				2	12 20	22	12 20	2222			4	16 24 16 11 16		11 21 21 21 21 21 21	5	4	16 24 16 24 16	5 5 5	20 28 20 29 20			1				011	90 0 00 0	000	SSEE	EEEE	: C	i−d • 	K ∙d		*****
Logical Complement	E 8 W	d Dr s Dr		d. U	2	6			, .	2 2 2	20 8	2 2 2 2 2	20 8	22222	2	2	4	24 16 12 14	4		5	4 4 4	16 12	6 6 6	20 20 16 20	4	12	4	14 14			10 10 10	00 D 00 D 00 D	DD I DD0 DD1	SSEE SSee IOEE	EEEE ****	900	<pr>> h<pr> <pr>></pr></pr></pr>	Dn +d >s +D Dn +d	n	- ★★ ÇQ - ★ ★ 0 0
-	8 W 1 L	a On Srimm Srimm	21. 1	5	1		5		i. Ka	2 .6 2	16 30 4	6	14 15 30	2 4 6	3	8	8 🎼	18 20 34 18	4 6 8 4	22 22 22		4 6 8	18 20 30 18	6 8 10 6	22 24 38 22	4	18 500 18	4	20 22 22	6	14 (2)		00 D	***	10ee 3562 01ee	EESE		n < or ` ≪ar> ℃(); • (Si	.		-**09
Ve Address ROR, ROL Rotate without X Wemory	\$_₩ -£ -¥	count: C count: C count: C count: C	n 82-48 81-8	54454	8222		844 A			2.	12	2.	12	4	1	4	1	16		ł	- - -		16	6.	20							1			5311 5369 1011 1011 1011 1011 1011	1 000 1 000 1 000					
Die Refer to as for co Word only Maximum va Number of C Number of C	onditio ilue Progra Clock	n Code m Byte Periods	5		ation	•5		- i .	4	4.	00	iest (lata P iource	s Rej Condit Regist Effe ation	or er S ctive	Add	ress Addr			P ()esti)ispli)uici	natio acem	0 R ph E/ vent media	light LiMoo rteiDi	i Le de		5	Desti Size	nation 00 - 8 01 - 9 10 - 6 11 - A		ford	I	1	lhe I Byt	MOVE I	Instructio		_L				

 The MPU goes through an extra null read cycle after a multiple read is done iThe last EA+21

(to be continued)

D HITACHI

976 Hitachi America, Ltd. • Hitachi Plaza • 2000 Sierra Point Pkwy. • Brisbane, CA 94005-1819 • (415) 589-8300

																						Immed	1	<u></u>	Lit Oottors		Τ		Cone	dition
Млетопкс	Size	Addr	Dr		An	_	(An)	(An)	-	- (A1	n	d(An)	+	n, Xi)	Abs '	\rightarrow	Abs L	d(Pi	D)	d(PC.)		sr/cc	1111	0pcode 11 1098	/ 6.5.4			Boolear		des
Operation		Mode			*	. #	<u> </u>	#	-	#	#		#		*	*	-	 * 	~		-	-	0		1.55	0[•[:!			**	* *
Rotate	B ₩	countDn d count#1∼8d countDn d		• 21 • 21			l		i	1	1	1							i			-	; ·: 0		1 850 i 101	0000 0000	L]]	
through X Memory	¥	count≇i~8d count] d		· 2n		2.	1	2.			÷ ja		4.		4) je			ا سريان					し し の つ し の し つ の し の し の し の し の し の つ の し の し の つ し の し の つ し の つ し つ し つ し つ し つ し つ つ つ つ つ つ つ つ つ つ つ つ つ	1 00 ILE 1:0000	EEFE Sorie Sorie	لم ا	Left n	4	• • •
Subtract		ra (4)			1					2													1.000	RRRI	0889	ter.	1 4 2	0 x - +0	•1	*0#
digits Scc Set	8	cc q	2	64	84 8 ***	2		2		2	4	i The	Ĩä		4	ιć []	6	1.1			1	i	010) :	((()	1 (FF	F * F F	Else C	- i e i e		
Conditionally			t T	2.00	 39		; 2	18	•	2	e 11	12		.8		y t		12				*.	194	7.4		EEEE	4.0	t 30	ب	***
Subtract Binary			19	4		儀		1	2	7	D 22			2				41		L.F			100	9001	1406	FEEE	4.94		1	
SUBA	₩.	dr¥n s dr¥n s	23 2 3	8		8 2	12	2	12	2	14 4 16 4	16	4	18 30			6 20 6 22	4	16 18		18 4 20 5		00		م م ا م م ا	• • • •	4	•*		
Subtract Address SUBI	L 1973						• #	2	-	a ta	1	20	1	2	138	27	192		×11.	ŧŧ	× İ	100		8919	SORE	EPPE	4 -		**	***
Subtract Immediate	F		PI			•			70	8	30 11	9.3			[]#	* #	6	1		1	s¶		0.0	VQU	48. " " - 551	LEEL	1 =	n de vien. Na	**	• • • •
SUBO Subtract	8 W	silmm3 d silmm3 d		4 8	2	4 2	15		 .0	1	. 1	• 5•	. 1	1	3	14	6 24				1	1	•		فاستحد الم					
Ouick SUBX Subtract	P (\$		1				115	19		×.	18			12	ľŤ			11		忭	Ĩ	1.	4課) RRR) RRR RRR	\$594 \$\$94		기. 그	-46		
Multiprecision	t.	TAT .	4					1.	ي ^{پر} ېزلمې	,	30	6 1 0		1	1 👎	t in				(* F			100	RRRI				konten Notes	::1::- •	- 14 • • • •
SWAP Swap Regis	#		2	4			:	i						· i	:		:	· · ·			:	1	-) X 5	-		1
ter Halves TAS		主体温滞				: *		1		đ	16	1	1	20	樹				3 2 2	11		南		0 10 14	1154	e erei	test s 1 m	7 8 1		
Test and Set Operand TST		1.8.108		,	R.	8 4)			8		iC IC	4 2	62 4	14 4	4	12	6 : 16 6 X		0.042	4 and 1	issuto I	(2 14) (3-1	- 0 - 0 - 0	6 - 01 f	1 (16) 1 (16)		test o			• • :
Test	-	19 X HWG) 2 封閉	ra Kal	21	12	1				1	4 l6		₽°°	擒	67	6 X	材门			ं	Ť¢	1910	0 1] (419	E TAAP	1591		S.	
Unknk	1	本 形派公					4 .69			1		et fizza	<u>- 1</u> :	- 1	<u>+ 1</u>	10-1-1 - 1	- Alt			<u>18 P</u>	<u> </u>		<u> </u>		. 1			<u></u> 2		استشینیت.
Bcc	8	dis			T		-	•	!				;	;	7	• •	ī	• •		bra t		ΞŢ.		9 1 G	199	()		tur ts. an	-	
Branch Conditionally		dis				1	i								. !	1	!			ton ki tanc Titon er	aken	4 0 4 10 4 10								
BRA				a Bara	F #	SSE	12			11			k		間	¥.e	21	.		11	1		同時	0-001	e † PPP	P PPP		ha 70		
Branch Always BSR	B	01 1	2 P.O		Ľ.		1	1	1 284	F 31	24	₹.		課(15) -	1:4	Ф	inclusion.	()))	1 (U) 1	4-4	9 C 1		01	0 000	sites El P	e libb For		SE 1. H	1	
Branch to Subroutine		dis				ĺ		!	i		i		a h			2442 E	15:00 A	i internet	l Acres		i Istoria	a Nation	:: ::	if cco		e 100		1	Sele-	
Decrement	5							É.	. 3	ij					11				5. A.	11		X		ç.		\$	1			14 X 2 14 14 4 14 15
Counter & Branch Until							i. Viti										20			41	ehr:					aya.		Sig a 1		
Condition True or Count = 1		1.2		Ê			99 1 .8			M		4	1	T		37		1		1	ц:			85 (A) 87 (A) 10 (A)		MG) 1 FFT		an Ali		97
JMP Jump to			d				2 1	8		ا : المحمد الح		4		4 4 1-1-1-1-1-1-1-1-1-1-1-1-1-1-1-1-1-1-1-	a Distansi	au Foilleás	10 10			6 1 -71	-201			16 134	r 100	s ect	E-1400	(19)		13 ²⁴
JSR Jump to	2022														The second second second second second second second second second second second second second second second se				Q.	11	24		Я,				6		άŧ.	
Subroutine NOP	100	- Decky series	2	4	arec str	enowe	129 7 6 1						ļ	т. Т.	i.				-			ا مىلەردە	01	00 : '	0 ! 0 ! : 		n incre Artaini	a William	k esta a	1
No Operation RESET Reset Exter-		1235					摲		ľ								11		[]			1						8 8 3 9		
nal Devices RTE	18		27 R 2	20	923 	8-26- 3	gra¥e 	- Selation International International International International International International International International International International	XI ANG	10 A	ant 1983	্ৰ ৰাজ			5. 4 - 1		T T						0	00 !!	e o i	n geo	- 5P 5P	99 27	•	****
Return from Exception		: 52 10 05-7642				****	85 7 1 90								5		hek.			99.88 198			-te		.	1 9 -9-1	1		Ø.	
RTR Return from Subroutine/		1.2				tre		<u>а</u> Г.		1			1		20		14	浳臣	Ļ	* I -				and a second	4	ŝ				an an an an an an an an an an an an an a
Restore OC	E.		2	16 16		987.28	230		20 AN 27	6 9 521	્યસ્થય	8 344 	الاين :										01	00 111	0 0:	1164)) • • • • • •	, DÍ,		
Return from Subroutine		ALL MANDA	a la cara	euco		1			1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1		12.94			ste		Katas	est:		178		厳 い	ut:	r in	純 和	* 1 **	¥\$ #9		Rosia das	教 学	
STOP Load SR/Sto	op Se	¥ 347.).		С ⁴ ж		1021				1					1	122	t M	1778 V.	9 7 23		an si		01	00	- -	00 VV)	₹ 6° BRO	• (S26) • (S26)	1994 - 1994 + 1	31945
TRAP Trap	1		1					ĺ						مليرو					5 SS 1."	-	te start		.				(Ye	rtor) • PC		1 Maria
TRAPV Trap if	1	100.0				arren ar		1		Ľ		F		M.				Sec.		F							18	Ϋ́Υ		
Overflow Se	t i	122			1 in	X.			P					× P			a e	C61 4			23		16110	G. GP					A.L.	<u> X 3 8 7 7</u>
as fo	r con	ondition Code C dition Code	ompula	tions				A Ad	dress R	egister	. 5			r Direi M Des'	tion 0	Right	1 . c.e!	t Patt	Dest	Key nation (00 Bi	Register Le	,		w MC+E	istru: 1					
 Word on Maximum S Number 	valu of Pr	ogram Bytes						0.04	st Cond ta Regis urce Ett	ster 14 føctive	Addres	55		P Disp 0 Quic	acemer k. Imme	nt ediate (,		01 ⊯o 10 ca	ird ng ₩or	d Spenal of	01 10	Byte Long Wa Word						
~ Number	of Ci	ock Periods						εDe	stinatio	r Efie	ctve A	ddress		204	ce Reg			۷	Vec1	a' 1										

HITACHIHitachi America, Ltd. • Hitachi Plaza • 2000 Sierra Point Pkwy. • Brisbane, CA 94005-1819 • (415) 589-8300977

INSTRUCTION FORMAT SUMMARY

This provides a summary of the first word in each instruction of the instruction set. Table 26 is an operation code (op-code) map which illustrates how bits 15 through 12 are used to specify the operations. The remaining paragraph groups the instructions according to the op-code map.

where, Size; Byte = 00 Sz; Word = 0 Word = 01 Long Word = 1

Long Word = 10

Bits 15 thru 12	Operation
0000	Bit Manipulation/MOVEP/Immediate
0001	Move Byte
0010	Move Long
0011	Move Word
0100	Miscellaneous
0101	ADDQ/SUBQ/Scc/DBcc
0110	B _{cc}
0111	MOVEQ
1000	OR/DIV/SBCD
1001	SUB/SUBX
1010	(Unassigned)
1011	CMP/EOR
1100	AND/MUL/ABCD/EXG
1101	ADD/ADDX
1110	Shift/Rotate
1111	(Unassigned)

Table 26 Operation Code Map

(1) BIT MANIPULATION, MOVE PERIPHERAL, IMMEDIATE INSTRUCTIONS

Dynamic Bit

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	0	0	0	I	Register		1	Ту	pe		E	ffective	Addre	\$\$	

Static Bit

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	0	0	0	1	0	0	0	Т	/pe		E	ffective	e Addre	\$5	

Bit Type Codes: TST = 00, CHG = 01, CLR = 10, SET = 11

MOVEP

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	0	0	0		Register			Op-Mode		0	0	1		Register	
0- 14-			7	00.1						· · · · · · · · · · · · · · · · · · ·		<u> </u>	·		

-Mode; Word to Reg = 100, Long to Reg = 101, Word to Mem = 110, Long to Mem = 111

OR Immediate

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	0	0	0	0	0	0	0	Si		[E	ffective	Addre	55	

AND Immediate

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	0	0	0	0	0	1	0	Si	ze		E	ffective	Addre	\$\$	

HITACHI

978 Hitachi America, Ltd. • Hitachi Plaza • 2000 Sierra Point Pkwy. • Brisbane, CA 94005-1819 • (415) 589-8300

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	
	0	0	0	0	0	1	0	0	Size			Eff	ctive	Addre	\$\$	
ADD imme	diste															
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	0	0	0	0	0	1	1	0	Size			Eff	ective	Addre	155	
	L															
EOR Imme	diate									_	_			-		0
	15	14	13	12	11	10	9	8	7 Size	6	5	4' 	3 ective	2 Addri	1]
	0	0	0	0	1	0		<u> </u>	012		t					
CMP Imme	diate															
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	0	0	0	0	1	1	0	0	Siz	•		Ef	ective	Addr	ess	
(2) MOVE	- evt	-	-	MOIT												
• •		c 1143	n noc													
MOVE By							_	-	_	•		4	3	2	1	0
	15	14	13	12	11	10	9 Desti	8 nation	7	6	5		Sou	<u> </u>		
	0	0	0	1		Registe			Mode		J	Mode			Regist	er
(3) MOVI	E LON	G IN	STRU	CTION	1											
MOVE Lo	ng															
	4 8															
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	0	14 0	13	12 0	11		Dest	8 ination	7 Mode	6	5	4 Mode		2 urce	1 Regist	
	0	0	1	0		10 Regist	Dest			6	5					
(4) MOV	0	0	1	0			Dest			6	5					
(4) MOV		0	1	0			Dest			6	5					
		0	1	0			Dest			6	5					
	e WOI ord	0 RD IN	1 ISTRU	о	N	Registr	Dest er 9 Dest		Mode 7			Mode 4	Soi 3	urce	Regist	er O
	0 E WOI	0 RD IN 14	1 ISTRU 13	0 000000000000000000000000000000000000	N	Regist	Dest er 9 Dest	8	Mode			Mode	Soi 3	urce	Regist	er O
MOVE Wo	0 E WOI ord 15 0	0 RD IN 14 0	1 ISTRU 13 1	0 000000000000000000000000000000000000	N 11	Registi 10 Regist	Dest er 9 Dest	8	Mode 7			Mode 4	Soi 3	urce	Regist	er O
MOVE We	0 E WOI ord 15 0	0 RD IN 14 0	1 ISTRU 13 1	0 000000000000000000000000000000000000	N 11	Registi 10 Regist	Dest er 9 Dest	8	Mode 7			Mode 4	Soi 3	urce	Regist	er O
MOVE W	0 E WOI ord 15 0 ELLA	0 RD IN 14 0 NEOU	1 ISTRU 13 1 5 INS	0 0 12 1 5TRUC	N 11	Regist 10 Regist NS	Dest er 9 Dest er	8 instion	Mode 7 Mode	6	5	Mode 4	Soi 3	urce	Regist 1 Regist	er O
MOVE We	0 E WOI ord 15 0 :ELLAI	0 RD IN 14 0	1 ISTRU 13 1	0 000000000000000000000000000000000000	N 11	Registi 10 Regist	Dest er 9 Dest	8	Mode 7 Mode 7			Mode 4 Mode	3 3 50	2 2 1 2 2 2	Regist 1 Regis	er O ter
MOVE We	0 E WOI ord 15 0 ELLA	0 RD IN 14 0 NEOU 14	1 13 13 1 5 INS 13	0 0 12 1 5TRUC 12	N 11 TIOI	Registi 10 Regist	Dest er 9 Dest er 9	8 instion	Mode 7 Mode 7	6	5	Mode 4 Mode	3 3 3	2 2 1 2 2 2	Regist 1 Regis	er O ter
MOVE We	0 E WOR ord 15 0 SELLAR	0 RD IN 14 0 NEOU 14	1 13 13 1 5 INS 13	0 0 12 1 5TRUC 12	N 11 TIOI	Registi 10 Regist	Dest er 9 Dest er 9	8 instion	Mode 7 Mode 7	6	5	Mode 4 Mode	Sor 3 So 3 ffectiv	2 urce urce 2 e Add	Regist 1 Regis 1 Iress	er O ter
MOVE Wa (5) MISC NEGX	0 E WOR ord 15 0 SELLAR	0 RD IN 14 0 NEOU 14 1	1 13 1 1 5 INS 13 0	0 0 12 1 5TRUC 12	N 11 TIOI	Regist 10 Regist NS 10 0 10 10	9 Dest 9 Dest 9 9 0	8 ination 8 0	Mode 7 Mode 7 Si	6 6 ize 6	5	Mode 4 Mode 4 E	Sou 3 So 3 Hectiv 3	2 2 urce 2 2 2 2 2 2 2	Regist 1 Regist 1 Iress	er O ter
MOVE Wa (5) MISC NEGX	0 E WOR ord 15 0 EELLAR 15 0 0 SELLAR	0 RD IN 14 0 NEOU 14 1	1 13 1 1 5 INS 13 0	0 0 12 1 1 5 TRUC 12 0	11 11 27100	10 Regist NS	9 Dest 9 Dest 9 9 0	8 ination	Mode 7 Mode 7 Si	6 6 ize	5	Mode 4 Mode 4 E	Sor 3 So 3 ffectiv	2 2 urce 2 2 2 2 2 2 2	Regist 1 Regist 1 Iress	er O ter
MOVE Wa (5) MISC NEGX MOVE fr	0 E WOR 0 15 0 SELLAR 15 0 0 m SR 15	0 RD IN 14 0 NEOU 14 1	1 ISTRU 13 1 S INS 13 0	0 12 1 1 5 TRUC 12 1 1 1 1 1 1 1 1 1 1 1 1 1	11 11 11 11 0	Regist 10 Regist NS 10 0 10 10	9 Dest 9 Dest 9 9 0	8 ination 8 0	Mode 7 Mode 7 Si	6 6 ize 6	5	Mode 4 Mode 4 E	Sou 3 So 3 Hectiv 3	2 2 urce 2 2 2 2 2 2 2	Regist 1 Regist 1 Iress	er O ter
MOVE We (5) MISC NEGX	0 E WOR 15 0 :ELLA 15 0 :ELLA 0 0 m SR 15 0	0 RD IN 14 0 NEOU 14 1 14	1 ISTRL 13 1 1 1 1 1 1 1 1 1 1 1 1 1	0 12 1 1 1 5 TRUC 12 0 12 0 12 0	11 11 11 0 11 0	10 Regist NS 10 10 10 10 10 10 10 10 10 0 10 0	9 0 0 9 0	8 instion 8 0 8 0	Mode 7 Mode 7 Si 7	6 6 ize 6	5	Mode 4 Mode 4 E	Sou 3 So 3 Hectiv 3	2 2 urce 2 2 2 2 2 2 2	Regist 1 Regis 1 ress 1 ress 1 ress	er 0 ter 0
MOVE Wa (5) MISC NEGX MOVE fr	0 E WOR 0 15 0 SELLAR 15 0 0 m SR 15	0 RD IN 14 0 NEOU 14 1 14	1 ISTRL 13 1 1 1 1 1 1 1 1 1 1 1 1 1	0 12 1 1 1 5 TRUC 12 0 12 0 12 0	11 11 11 11 0	Regist 10 Regist NS 10 0 10 0 10 10 10 10 10 10 10 10 10 10 10 10	9 9 0est 9 9 0 9 0	8 ination 8 0	Mode 7 Mode 7 5 1 7 1	6 6 ize 6 1	5	Mode 4 Mode 4 E	3 3 So 3 ffectiv 3	2 urce urce 2 e Add 2 2 e Add	Regist 1 Regis 1 Iress 1 Iress 1 Iress 1 Iress	er 0 ter 0

NEG

15 14 0 1 R 15 14 0 1	0	12	11 0	10 1	9	8	7 S	6 ize	5	4	3 Effective	2 e Add	1 ress	0
R 15 14			0	1	0	0	s	ize	1	6	ffectiv	e Add	ress	
15 14	13													
15 14	13													
	13													
	0	12	11	10	9	8	7	6	5	4	3	2	1	0
		0	0	1	0	0	1	1	I	E	ffective	e Add	ress	
15 14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0 1	0	0	0	1	1	0	T			· · · ·				
						· • · · · · · · · · · · · · · · · · · ·	•		1					
15 14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0 1	0	0	0	1	1	0	1	1		E	ffective	Add	ess	
					~	Ē								
I	- <u> </u>	T		7	T	·····	1	T	5					0
<u> </u>		1.0	1 '	10.	1 U		_ U	<u> </u>	l	E	ffective	Addr	ess	
5 14	13	12	11	10	9	8	7	6	5		2	2	1	•
	To	1	T_1	t	Γ	r · ·	T	г — —	Γ					0
		1		1			I	I	L					
5 14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0 1	0	0	1	0	0	0	0	1	0	0	0		Register	
	- •						• • • • • • • • • • • • • • • • • • • •	•	•		•			
ters to I	:A													
	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0 1	0	0	1	0	0	0	1	Sz		E	ffective	Addr	ess	
5 14	13	12	11	10	6	•	7	e	F		2	•		•
	0	0	1			r		· · · · · · · · · · · ·	··· · -	r	1			
	_ i	+		<u> </u>			L		L	L		l	, regiater	
5 14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
) 1	0	0	1	0	0	0	1	1	0	0	0		Register	
	13	12	11	10	9	8			5					0
<u> </u>	0	0	1	0	1	0	Siz	Ze j		E	fective	Addr		
5 1A	13	12	11	10	0	0	7	c	E		~	~		
5 14 D 1	13	12	11	10 0	9	8	7	6 1	5	4	3 fective		1	0
	15 14 0 1 15 14 0 1 15 14 0 1 15 14 0 1 15 14 0 1 15 14 0 1 15 14 0 1 15 14 0 1 15 14 0 1 15 14 0 1	15 14 13 0 1 0 15 14 13 0 1 0 15 14 13 0 1 0 15 14 13 0 1 0 15 14 13 0 1 0 15 14 13 0 1 0 15 14 13 0 1 0 15 14 13 0 1 0 15 14 13 0 1 0 15 14 13 0 1 0 15 14 13 0 1 0 15 14 13	15 14 13 12 0 1 0 0 15 14 13 12 0 1 0 0 15 14 13 12 0 1 0 0 15 14 13 12 0 1 0 0 15 14 13 12 0 1 0 0 sters to EA 15 14 13 12 0 1 0 0 0 15 14 13 12 0 0 1 0 0 0 15 14 13 12 0 0 1 0 0 0 15 14 13 12 0 0 1 0 0 0 15 14 13 12 0 15 14 13 12 0	15 14 13 12 11 0 1 0 0 0 15 14 13 12 11 0 1 0 0 1 15 14 13 12 11 0 1 0 0 1 15 14 13 12 11 0 1 0 0 1 15 14 13 12 11 0 1 0 0 1 sters to EA 15 14 13 12 11 0 1 0 0 1 1 15 14 13 12 11 0 1 0 0 1 15 14 13 12 11 0 1 0 0 1 15 14 13 12 11 0 1 0 0 1 15 14 13 <td< td=""><td>15 14 13 12 11 10 0 1 0 0 0 1 15 14 13 12 11 10 0 1 0 0 1 0 15 14 13 12 11 10 0 1 0 0 1 0 15 14 13 12 11 10 0 1 0 0 1 0 15 14 13 12 11 10 0 1 0 0 1 0 sters to EA 15 14 13 12 11 10 0 1 0 0 1 0 1 0 15 14 13 12 11 10 0 1 0 15 14 13 12 11 10 0 1 0 15 14 13 12 11 10 0</td><td>15 14 13 12 11 10 9 0 1 0 0 0 1 1 15 14 13 12 11 10 9 0 1 0 0 1 10 9 0 1 0 0 1 10 9 0 1 0 0 1 0 0 15 14 13 12 11 10 9 0 1 0 0 1 0 0 15 14 13 12 11 10 9 0 1 0 0 1 0 0 15 14 13 12 11 10 9 0 1 0 0 1 0 0 15 14 13 12 11 10 9 0 1 0 0 1 0 0 15 14 13</td><td>15 14 13 12 11 10 9 8 0 1 0 0 0 1 1 0 15 14 13 12 11 10 9 8 0 1 0 0 1 10 9 8 0 1 0 0 1 0 0 0 0 15 14 13 12 11 10 9 8 0 1 0 0 1 0 0 0 15 14 13 12 11 10 9 8 0 1 0 0 1 0 0 0 15 14 13 12 11 10 9 8 0 1 0 0 1 0 0 0 15 14 13 12 11 10 9 8 0 1 0 0 1 0 <t< td=""><td>15 14 13 12 11 10 9 8 7 0 1 0 0 0 1 1 0 1 15 14 13 12 11 10 9 8 7 0 1 0 0 1 10 9 8 7 0 1 0 0 1 0 0 0 0 0 15 14 13 12 11 10 9 8 7 0 1 0 0 1 0 0 0 0 15 14 13 12 11 10 9 8 7 0 1 0 0 1 0 0 0 1 15 14 13 12 11 10 9 8 7 0 1 0 0 1 0 0 1 1 15 14 13 12 11</td><td>15 14 13 12 11 10 9 8 7 6 0 1 0 0 0 1 1 0 1 1 15 14 13 12 11 10 9 8 7 6 0 1 0 0 1 0 0 0 0 0 15 14 13 12 11 10 9 8 7 6 0 1 0 0 1 0 0 0 0 0 15 14 13 12 11 10 9 8 7 6 0 1 0 0 1 0 0 0 1 15 14 13 12 11 10 9 8 7 6 0 1 0 0 1 0 0 1 0 15 14 13 12 11 10 9 8<!--</td--><td>15 14 13 12 11 10 9 8 7 6 5 0 1 0 0 0 1 1 0 1 1 15 14 13 12 11 10 9 8 7 6 5 0 1 0 0 1 0 0 0 0 0 15 14 13 12 11 10 9 8 7 6 5 0 1 0 0 1 0 0 0 1 15 14 13 12 11 10 9 8 7 6 5 0 1 0 0 1 0 0 1 0 15 14 13 12 11 10 9 8 7 6 5 0 1 0 1 0 0 1 0 0 1 0 15 14</td><td>15 14 13 12 11 10 9 8 7 6 5 4 0 1 0 0 0 1 1 0 1</td><td>15 14 13 12 11 10 9 8 7 6 5 4 3 15 14 13 12 11 10 9 8 7 6 5 4 3 15 14 13 12 11 10 9 8 7 6 5 4 3 15 14 13 12 11 10 9 8 7 6 5 4 3 15 14 13 12 11 10 9 8 7 6 5 4 3 15 14 13 12 11 10 9 8 7 6 5 4 3 15 14 13 12 11 10 9 8 7 6 5 4 3 15 14 13 12 11 10 9 8 7 6 5 4 3 15 14 13</td><td>15 14 13 12 11 10 9 8 7 6 5 4 3 2 0 1 0 0 0 1 1 0 1 1 1 Effective Addr 15 14 13 12 11 10 9 8 7 6 5 4 3 2 0 1 0 0 1 0 0 0 0 0 1 11 Effective Addr 15 14 13 12 11 10 9 8 7 6 5 4 3 2 0 1 0 0 1 0 0 0 1 Effective Addr 15 14 13 12 11 10 9 8 7 6 5 4 3 2 0 1 0 0 1 0 0 1 10 0 0 0 1 15 14</td><td>15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 1 0 0 0 1 1 0 1 1 Effective Address 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 1 0 0 1 0 0 0 0 0 0 0 Effective Address 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 1 0 0 1 0 0 0 1 Effective Address 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 1 0 0 1 0 0 1 0 0 0 1 10</td></td></t<></td></td<>	15 14 13 12 11 10 0 1 0 0 0 1 15 14 13 12 11 10 0 1 0 0 1 0 15 14 13 12 11 10 0 1 0 0 1 0 15 14 13 12 11 10 0 1 0 0 1 0 15 14 13 12 11 10 0 1 0 0 1 0 sters to EA 15 14 13 12 11 10 0 1 0 0 1 0 1 0 15 14 13 12 11 10 0 1 0 15 14 13 12 11 10 0 1 0 15 14 13 12 11 10 0	15 14 13 12 11 10 9 0 1 0 0 0 1 1 15 14 13 12 11 10 9 0 1 0 0 1 10 9 0 1 0 0 1 10 9 0 1 0 0 1 0 0 15 14 13 12 11 10 9 0 1 0 0 1 0 0 15 14 13 12 11 10 9 0 1 0 0 1 0 0 15 14 13 12 11 10 9 0 1 0 0 1 0 0 15 14 13 12 11 10 9 0 1 0 0 1 0 0 15 14 13	15 14 13 12 11 10 9 8 0 1 0 0 0 1 1 0 15 14 13 12 11 10 9 8 0 1 0 0 1 10 9 8 0 1 0 0 1 0 0 0 0 15 14 13 12 11 10 9 8 0 1 0 0 1 0 0 0 15 14 13 12 11 10 9 8 0 1 0 0 1 0 0 0 15 14 13 12 11 10 9 8 0 1 0 0 1 0 0 0 15 14 13 12 11 10 9 8 0 1 0 0 1 0 <t< td=""><td>15 14 13 12 11 10 9 8 7 0 1 0 0 0 1 1 0 1 15 14 13 12 11 10 9 8 7 0 1 0 0 1 10 9 8 7 0 1 0 0 1 0 0 0 0 0 15 14 13 12 11 10 9 8 7 0 1 0 0 1 0 0 0 0 15 14 13 12 11 10 9 8 7 0 1 0 0 1 0 0 0 1 15 14 13 12 11 10 9 8 7 0 1 0 0 1 0 0 1 1 15 14 13 12 11</td><td>15 14 13 12 11 10 9 8 7 6 0 1 0 0 0 1 1 0 1 1 15 14 13 12 11 10 9 8 7 6 0 1 0 0 1 0 0 0 0 0 15 14 13 12 11 10 9 8 7 6 0 1 0 0 1 0 0 0 0 0 15 14 13 12 11 10 9 8 7 6 0 1 0 0 1 0 0 0 1 15 14 13 12 11 10 9 8 7 6 0 1 0 0 1 0 0 1 0 15 14 13 12 11 10 9 8<!--</td--><td>15 14 13 12 11 10 9 8 7 6 5 0 1 0 0 0 1 1 0 1 1 15 14 13 12 11 10 9 8 7 6 5 0 1 0 0 1 0 0 0 0 0 15 14 13 12 11 10 9 8 7 6 5 0 1 0 0 1 0 0 0 1 15 14 13 12 11 10 9 8 7 6 5 0 1 0 0 1 0 0 1 0 15 14 13 12 11 10 9 8 7 6 5 0 1 0 1 0 0 1 0 0 1 0 15 14</td><td>15 14 13 12 11 10 9 8 7 6 5 4 0 1 0 0 0 1 1 0 1</td><td>15 14 13 12 11 10 9 8 7 6 5 4 3 15 14 13 12 11 10 9 8 7 6 5 4 3 15 14 13 12 11 10 9 8 7 6 5 4 3 15 14 13 12 11 10 9 8 7 6 5 4 3 15 14 13 12 11 10 9 8 7 6 5 4 3 15 14 13 12 11 10 9 8 7 6 5 4 3 15 14 13 12 11 10 9 8 7 6 5 4 3 15 14 13 12 11 10 9 8 7 6 5 4 3 15 14 13</td><td>15 14 13 12 11 10 9 8 7 6 5 4 3 2 0 1 0 0 0 1 1 0 1 1 1 Effective Addr 15 14 13 12 11 10 9 8 7 6 5 4 3 2 0 1 0 0 1 0 0 0 0 0 1 11 Effective Addr 15 14 13 12 11 10 9 8 7 6 5 4 3 2 0 1 0 0 1 0 0 0 1 Effective Addr 15 14 13 12 11 10 9 8 7 6 5 4 3 2 0 1 0 0 1 0 0 1 10 0 0 0 1 15 14</td><td>15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 1 0 0 0 1 1 0 1 1 Effective Address 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 1 0 0 1 0 0 0 0 0 0 0 Effective Address 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 1 0 0 1 0 0 0 1 Effective Address 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 1 0 0 1 0 0 1 0 0 0 1 10</td></td></t<>	15 14 13 12 11 10 9 8 7 0 1 0 0 0 1 1 0 1 15 14 13 12 11 10 9 8 7 0 1 0 0 1 10 9 8 7 0 1 0 0 1 0 0 0 0 0 15 14 13 12 11 10 9 8 7 0 1 0 0 1 0 0 0 0 15 14 13 12 11 10 9 8 7 0 1 0 0 1 0 0 0 1 15 14 13 12 11 10 9 8 7 0 1 0 0 1 0 0 1 1 15 14 13 12 11	15 14 13 12 11 10 9 8 7 6 0 1 0 0 0 1 1 0 1 1 15 14 13 12 11 10 9 8 7 6 0 1 0 0 1 0 0 0 0 0 15 14 13 12 11 10 9 8 7 6 0 1 0 0 1 0 0 0 0 0 15 14 13 12 11 10 9 8 7 6 0 1 0 0 1 0 0 0 1 15 14 13 12 11 10 9 8 7 6 0 1 0 0 1 0 0 1 0 15 14 13 12 11 10 9 8 </td <td>15 14 13 12 11 10 9 8 7 6 5 0 1 0 0 0 1 1 0 1 1 15 14 13 12 11 10 9 8 7 6 5 0 1 0 0 1 0 0 0 0 0 15 14 13 12 11 10 9 8 7 6 5 0 1 0 0 1 0 0 0 1 15 14 13 12 11 10 9 8 7 6 5 0 1 0 0 1 0 0 1 0 15 14 13 12 11 10 9 8 7 6 5 0 1 0 1 0 0 1 0 0 1 0 15 14</td> <td>15 14 13 12 11 10 9 8 7 6 5 4 0 1 0 0 0 1 1 0 1</td> <td>15 14 13 12 11 10 9 8 7 6 5 4 3 15 14 13 12 11 10 9 8 7 6 5 4 3 15 14 13 12 11 10 9 8 7 6 5 4 3 15 14 13 12 11 10 9 8 7 6 5 4 3 15 14 13 12 11 10 9 8 7 6 5 4 3 15 14 13 12 11 10 9 8 7 6 5 4 3 15 14 13 12 11 10 9 8 7 6 5 4 3 15 14 13 12 11 10 9 8 7 6 5 4 3 15 14 13</td> <td>15 14 13 12 11 10 9 8 7 6 5 4 3 2 0 1 0 0 0 1 1 0 1 1 1 Effective Addr 15 14 13 12 11 10 9 8 7 6 5 4 3 2 0 1 0 0 1 0 0 0 0 0 1 11 Effective Addr 15 14 13 12 11 10 9 8 7 6 5 4 3 2 0 1 0 0 1 0 0 0 1 Effective Addr 15 14 13 12 11 10 9 8 7 6 5 4 3 2 0 1 0 0 1 0 0 1 10 0 0 0 1 15 14</td> <td>15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 1 0 0 0 1 1 0 1 1 Effective Address 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 1 0 0 1 0 0 0 0 0 0 0 Effective Address 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 1 0 0 1 0 0 0 1 Effective Address 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 1 0 0 1 0 0 1 0 0 0 1 10</td>	15 14 13 12 11 10 9 8 7 6 5 0 1 0 0 0 1 1 0 1 1 15 14 13 12 11 10 9 8 7 6 5 0 1 0 0 1 0 0 0 0 0 15 14 13 12 11 10 9 8 7 6 5 0 1 0 0 1 0 0 0 1 15 14 13 12 11 10 9 8 7 6 5 0 1 0 0 1 0 0 1 0 15 14 13 12 11 10 9 8 7 6 5 0 1 0 1 0 0 1 0 0 1 0 15 14	15 14 13 12 11 10 9 8 7 6 5 4 0 1 0 0 0 1 1 0 1	15 14 13 12 11 10 9 8 7 6 5 4 3 15 14 13 12 11 10 9 8 7 6 5 4 3 15 14 13 12 11 10 9 8 7 6 5 4 3 15 14 13 12 11 10 9 8 7 6 5 4 3 15 14 13 12 11 10 9 8 7 6 5 4 3 15 14 13 12 11 10 9 8 7 6 5 4 3 15 14 13 12 11 10 9 8 7 6 5 4 3 15 14 13 12 11 10 9 8 7 6 5 4 3 15 14 13	15 14 13 12 11 10 9 8 7 6 5 4 3 2 0 1 0 0 0 1 1 0 1 1 1 Effective Addr 15 14 13 12 11 10 9 8 7 6 5 4 3 2 0 1 0 0 1 0 0 0 0 0 1 11 Effective Addr 15 14 13 12 11 10 9 8 7 6 5 4 3 2 0 1 0 0 1 0 0 0 1 Effective Addr 15 14 13 12 11 10 9 8 7 6 5 4 3 2 0 1 0 0 1 0 0 1 10 0 0 0 1 15 14	15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 1 0 0 0 1 1 0 1 1 Effective Address 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 1 0 0 1 0 0 0 0 0 0 0 Effective Address 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 1 0 0 1 0 0 0 1 Effective Address 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 1 0 0 1 0 0 1 0 0 0 1 10

() HITACHI

[FRAP	15 0	14	13	12	11	10	9	8	7	6	5	4	3			0
r rap		1	0	0	1	1	0	0	1	Sz		Eff	ective /	Addr		
(RAP			L			-										
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
[0	1	0	0	1	1	1	0	0	1	0	0		Ve	ctor	
-																
LINK														_		_
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1 Basister	0
l	0	1	0	0	1	1	1	0	0	1	0	1	0		Register	
UNLK																
JIVER					••	10	۵	8	7	6	5	4	3	2	1	0
1	15 0	14	13 0	12 0	11	10	9	0	<u>,</u>	1	0	1			Register	
ļ								I					L			
MOVE to U	SP															
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	0	1	0	0	1	1	1	0	0	1	1	0	0		Register	
	<u> </u>		·													
MOVE from	USP															
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	0	1	0	0	1	1	1	0	0	1	1	0	1		Register	
RESET													_	_		
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	0	1	0	0	1	1	1	0	0	1	1	1				
NOP																
						•0	•	8	7	6	5	4	3	2	1	0
	15	14	13	12	11	10	9	0	0	1	1	1	0	0	0	
	0	<u> </u>					1	1	L	<u>.</u>	L '	.	.	L		
STOP																
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	(
	0	1	0	0	1	1	1	0	0	1	1	1	0	0	1	
	L	*	-													
RTE																
	15	14	13	12	11	10	9	8	, 7	6	5	4	3	2		
	0	1	0	0	1	1	1	0	0	1	1	1	0	0	1	
RTS							_	_	_	-	_	-	~	~	•	
	15	14	13	12	11	10	9	8	7	6	5	4	3	2		
	0	1	0	0	1	1	1	0	0	1		<u> </u>		<u> </u>		i
TRAPV																
FILL A	46	14	13	12	11	10	9	8	7	6	5	4	3	2	1	
	15	14			$\frac{1}{1}$	1	1	0	0		11	$\overline{1}$	0	1		Γ

RTR																
	15	14	13	12		10	9	8	7	6	5	4	3	2	1	0
	0	1	0	0	1	1	1	0	0	1	1	1	0	1	1	1
JSR																
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	0	1	0	0	1	1	1	0	1	0		E	ffective	Addre		
										•						
JMP	16	14	12	10		10	•	•	-	~	-		-			
	15 0	14	13	12	11	10	9	8	7	6	5	E	3 ffective	2	1	0
	<u> </u>				1.	I	•		I. •	<u> </u>	1		TECLIVE	Auun		
СНК																
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	0	1	0	0	1	Registe	r	1	1	0		E	ffective	Addr	255	
LEA																
2273	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	0	1	0	0		Registe	r -	1	1	1	Ι	E	ffective	Addr	\$\$\$	
		_				_										
(6) ADD C	DUICK	, sui	BTRA	ст а	UICK	, SET	CON	DITIC	DNAL	LY, C	DECRI	EMEN	T INS	STRU	CTION	4S
ADDQ																
	15	14	13	, 12	11	10	9	8	7	6	5	4	3	2	1	0
	0	1	0	1		Data		0	Si	ze	l	E	ffective	Addre	55	
SUBQ																
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	0	1	0	1	[Data		1	Si	ze		E	ffective	Addre	ss	
_	·		•	• • •				•								
Scc	45			4.2			•		_		_					_
	15 0	14 1	13	12	11	10 Cond	9	8	7	6	5	4	3	2	1	
				<u> </u>	L	Cond	nion			1	L	E	fective	Addre	\$5	
DB _{CC}																
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	0	1	0	1		Cond	ition		1	1	0	0	1	F	Registe	r
(7) BRANC	нсо	דוחאו			RRAI	NCH -	ro si					-	a			
				,		NCH	10 30	0100		E HVG	SINU		N			
B _{CC}	15	14	13	12	11	10	•	0	-	6	-		•	-		
	0	 1	1	0		10 Cond	9	8	7	6	5	4 	3 laceme	2	1	•
	<u> </u>		L • .	<u> </u>	<u> </u>	Cond							raceme	nı		
BSR																
(15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
l	0	1	1	0	0	0	0	1			86	it Disp	laceme	nt		
	0.00	K 1. N.I.		-												
(8) MOVE	UUIU	n ting		UNU	v											
MOVEQ																
١	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
l	0	1	1	1	F	legister		0				Da	ta			

Image: Second system Image: Se

R	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	1	0	0	0	R	egister		0	p-Mod	•		Ef	fective	Addres		
	8	W -	p-Mode L													
				Dn ∨ I EA ∨ I												
IVU							•	0	-	e	5	4	3	2	1	0
	15	14	13	12 0	11	10	9	8	7	6	<u> </u>		fective			
	1	0	0			egister										
IVS														_		_
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	1	0	0	0	R	egister		1	1	1		E1	fective	Addres		
BCD																
000	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		0	0	0		stinatio	n	1	o	0	0	o	R/M	Sour	ce Reg	ister
		ļ		<u> </u>		legister er — re		- 0				·v = 1	<u> </u>			
	K/M	(regist	er/me	mory	, regist	.ei — ie	ญาวเอา	- 0,	11161116	// y = 1		,				
O) SUB	TRACT	. SUE	TRAC	CT EX	TEND	ED I	ISTR	UCTI	ONS							
UB	15	14	13	12	11	10	9	8	7		5	4	3	2	1	0
	1	0	0	1	R	egister		0	p-Mod	•		ET	fective	Addres	\$	
	8	W)p-Mod L													
			010 110	EA-D	A → Dn n → EA	•										
	-	011 1	111	An-E	A → An)										
UBX	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	1	0	0	1	1	stinatio Register	n	1	s	ize	0	0	R/M	Sour	rce Reg	ister
	R/M	l	ter/me	mory)	I	er - re	aiste	r = 0,	l	ory — r	1 nemor	γ = 1	1	1		
		•														
11) CO	MPARE	, EX(CLUSI	VE O	R INS	TRUC	TION	IS								
CMP														_		
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	1	0	1	1	F	Register			Op-Mo	de	1	E	ffective	Addre		
	8	w	Op-Mo	de												
	000	001	010	Dn-E												
		••••					•	_	-	-			2	2	1	0
-					- 11		9	8	7	6	5	4	3	1	Registe	
CMPM	15	14	13	12	1	10		1		*:			1 1			
CMPM	15 1	14 0	13	12	1	Register		1		bize	0	0	1	.		
CMPM					1			1		Size	0	0	1	.		
					1			1	7		5	4	3	2	1	0
	1	0	1	1	11	Register	9	1	7		<u> </u>	4	<u> </u>	2		0
EOR	1 15 1	0 14 0	1 13 1	1 12 1	11	Register 10 Register	9	1 8 1	7	6 Size	5	4	3	2		0
	1 15 1	0 14 0	1 13 1	1 12 1	11	Register 10 Register	9	1 8 1	7	6 Size	5	4	3	2		
EOR (12) AN	1 15 1	0 14 0	1 13 1	1 12 1	11	Register 10 Register	9	1 8 1	7	6 Size	5	4	3 Effective 3	2 e Addro 2	1	0
EOR (12) AN	1 15 1 10, MU	0 14 0 LTIPL	1 13 1 - Y, A	1 12 1 DD D		10 Register Register	9	1 8 1 NGE 8	7 1 1NS ⁻	6 Size FRUC' 6	5 FIONS	4	3 Effective	2 e Addro 2	1	
EOR	15 1 10, MU 15 1	0 14 0 LTIPL 14 1	1 13 1 Y, A 13	1 12 1 DD D 12 0		10 Register AL, E) 10	9	1 8 1 NGE 8	7 1 1NS ⁻ 7	6 Size FRUC' 6	5 FIONS	4	3 Effective 3	2 e Addro 2	1	
EOR (12) AN	15 1 10, MU	0 14 0 LTIPL 14 1 0	1 13 1 -Y, A 13 0	1 12 1 DD D 12 12 0 de Dn /		Register 10 Register AL, E) 10 Register Dn	9	1 8 1 NGE 8	7 1 1NS ⁻ 7	6 Size FRUC' 6	5 FIONS	4	3 Effective 3	2 e Addro 2	1	

HITACHI

	15	14	13	12	11	10 9	8	7	6	5	4	3	2	1	
	1	1	0	0		Register	0	1	1	1	E		Address		
. .	•	-								-					
MULS	15	14	13	12	11	10 9	8	7	6	5	4	3	2	1	
	1	1	0	0	T	Register	1	1	1	Ť			Address		
	L		_	1	1			.1	1						
ABCD	15	14	10	10			0	-	~	-					
	15	14	13	12	11	10 9 estination	-	7	6	5	4	3	2	1	
	1	1	0	0		Register	1	0	0	0	0	R/M	Sourc	e Regi	st
	R/M (registe	er/me	mory)	regis	ter – regis	ter = 0,	memo	ory — r	nemo	ry = 1				
EXGD	15	14	13	12	11	10 9	8	7	6	5	4	3	2	1	
	1	1	0	0	r	ta Register	1	0	1	0	0	0	T	Regis	tei
	L	<u> </u>	1	1				1	1	1	1	1			
EXGA							_	_							
	15	14	13	12	11	10 9	8 r 1	7	6	5	4	3	2	1	
		1	10		Add	ress Registe		0	1	0	0	1	Addre	ss Heg	
EXGM															
	15	14	13	12	11	10 9	8	7	6	5	4	3	2	1	
	1	1	0	0	Da	ta Register	1	1	0	0	0	1	Addres	ss Reg	st
(13) ADI	D, ADD	ЕХТ	END	ED IN	STRU	ICTIONS									
ADD															
~00	15	14	13	12	11	10 9	8	7	6	5	4	3	2	1	(
	1	1	0	1		Register	0	Dp-Mod	ie		E	ffective	Address	;	
	в		p-Modi L	e											
	000 (001 0	10 10	Dn + 8 EA + 8											
			11	An + I											
	- (
ADDX	- (2	2	1	C
ADDX	- (14	13	12	11	10 9	8	7	6	5	4	3	4		
ADDX		14	13 0	12	De	stination	8							Regi	te
ADDX	15	1	0	1	De F	stination legister	1	Siz	Że	0	0	R/M	Source	Regis	te
ADDX	15	1	0	1	De F	stination	1	Siz	Że	0	0			e Regis	ite
	15 1 R/M (1	1 egiste	0 r/men	1 nory):	De F regist	stination legister	1	Siz	Że	0	0			Regi	te
ADDX (14) SHI	15 1 R/M (1	1 egiste	0 r/men	1 nory):	De F regist	stination legister	1	Siz	Że	0	0			Regi	te

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
1	1	1	0	Cou	int/Reg		d	Si	ze	i/r	Ту	pe		Register	

Memory Shifts

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
1	1	1	0	0	Τγι	pe	d	1	1		Ē	ffective	Addre	55	

Shift Type Codes: AS = 00, LS = 01, ROX = 10, RO = 11

d (direction): Right = 0, Left = 1

i/r (count source): Immediate Count = 0, Register Count = 1

Ф НІТАСНІ

INSTRUCTION EXECUTION TIMES

The following paragraphs contain listings of the instruction execution times in terms of external clock (CLK) periods. In this timing data, it is assumed that both memory read and write cycle times are four clock periods. Any wait states caused by a longer memory cycle must be added to the total instruction time. The number of bus read and write cycles for each instruction is also included with the timing data. This data is enclosed in parenthesis following the execution periods and is shown as: (r/w) where r is the number of read cycles and w is the number of write cycles.

(NOTE) The number of periods includes instruction fetch and all applicable operand fetches and stores.

• EFFECTIVE ADDRESS OPERAND CALCULATION TIMING

Table 27 lists the number of clock periods required to compute an instruction's effective address. It includes fetching of any extension words, the address computation, and fetching of the memory operand. The number of bus read and write cycles is shown in parenthesis as (r/w). Note there are no write cycles involved in processing the effective address.

MOVE INSTRUCTION CLOCK PERIODS

Table 28 and 29 indicate the number of clock periods for the move instruction. This data includes instruction fetch, operand reads, and operand writes. The number of bus read and write cycles is shown in parenthesis as: (r/w).

STANDARD INSTRUCTION CLOCK PERIODS

The number of clock periods shown in Table 30 indicates

the time required to perform the operations, store the results, and read the next instruction. The number of bus read and write cycles is shown in parenthesis as: (r/w). The number of clock periods and the number of read and write cycles must be added respectively to those of the effective address calculation where indicated.

In Table 30 the headings have the following meanings: An = address register operand, Dn = data register operand, ea = an operand specified by an effective address, and M = memory effective address operand.

IMMEDIATE INSTRUCTION CLOCK PERIODS

The number of clock periods shown in Table 31 includes the time to fetch immediate operands, perform the operations, store the results, and read the next operation. The number of bus read and write cycles is shown in parenthesis as: (r/w). The number of clock periods and the number of read and write cycles must be added respectively to those of the effective address calculation where indicated.

In Table 31, the headings have the following meanings: # = immediate. operand, Dn = data register operand, An = address register operand, M = memory operand, CCR = condition code register, and SR = status register.

• SINGLE OPERAND INSTRUCTION CLOCK PERIODS

Table 32 indicates the number of clock periods for the single operand instructions. The number of bus read and write cycles is shown in parenthesis as: (r/w). The number of clock periods and the number of read and write cycles must be added respectively to those of the effective address calculation where indicated.

	Addressing Mode	Byte, Word	Long
Dn An	Register Data Register Direct Address Register Direct	0(0/0) 0(0/0)	0(0/0) 0(0/0)
An @ An @ +	Memory Address Register Indirect Address Register Indirect with Postincrement	4(1/0) 4(1/0)	8(2/0) 8(2/0)
An@ -	Address Register Indirect with Predecrement	6(1/0)	10(2/0)
An@(d)	Address Register Indirect with Displacement	8(2/0)	12(3/0)
An@(d, ix)*	Address Register Indirect with Index	10(2/0)	14(3/0)
xxx.W	Absolute Short	8(2/0)	12(3/0)
xxx. L	Absolute Long	12(3/0)	16(4/0)
PC@(d)	Program Counter with Displacement	8(2/0)	12(3/0)
PC@(d, ix)*	Program Counter with Index	10(2/0)	14(3/0)
#xxx	Immediate	4(1/0)	8(2/0)

Table 27 Effective Address Calculation Timing

* The size of the index register (ix) does not affect execution time.

Course					Destination				
Source	Dn	An	An@	An@ +	An@-	An@(d)	An@(d, ix)*	xxx.W	xxx.L
Dn	4(1/0)	4(1/0)	8(1/1)	8(1/1)	8(1/1)	12(2/1)	14(2/1)	12(2/1)	16(3/1)
An	4(1/0)	4(1/0)	8(1/1)	8(1/1)	8(1/1)	12(2/1)	14(2/1)	12(2/1)	16(3/1)
An@	8(2/0)	8(2/0)	12(2/1)	12(2/1)	12(2/1)	16(3/1)	18(3/1)	16(3/1)	20(4/1)
An@+	8(2/0)	8(2/0)	12(2/1)	12(2/1)	12(2/1)	16(3/1)	18(3/1)	16(3/1)	20(4/1)
An@-	10(2/0)	10(2/0)	14(2/1)	14(2/1)	14(2/1)	18(3/1)	20(3/1)	18(3/1)	22(4/1)
An@(d)	12(3/0)	12(3/0)	16(3/1)	16(3/1)	16(3/1)	20(4/1)	22(4/1)	20(4/1)	24(5/1)
An@(d, ix)*	14(3/0)	14(3/0)	18(3/1)	18(3/1)	18(3/1)	22(4/1)	24(4/1)	22(4/1)	26(5/1)
xxx.W	12(3/0)	12(3/0)	16(3/1)	16(3/1)	16(3/1)	20(4/1)	22(4/1)	20(4/1)	24(5/1)
xxx.L	16(4/0)	16(4/0)	20(4/1)	20(4/1)	20(4/1)	24(5/1)	26(5/1)	24(5/1)	28(6/1)
PC@(d)	12(C/0)	12(3/0)	16(3/1)	16(3/1)	16(3/1)	20(4/1)	22(4/1)	20(4/1)	24(5/1)
PC@(d, ix)*	14(3/0)	14(3/0)	18(3/1)	18(3/1)	18(3/1)	22(4/1)	24(4/1)	22(4/1)	26(5/1)
#xxx	8(2/0)	8(2/0)	12(2/1)	12(2/1)	12(2/1)	16(3/1)	18(3/1)	16(3/1)	20(4/1)

Table 28	Move Byte and Word	Instruction Clock Periods
----------	--------------------	---------------------------

* The size of the index register (ix) does not affect execution time.

Table 29	Move	Long	Instruction	Clock	Periods
----------	------	------	-------------	-------	---------

Source					Destination				
Source	Dn	An	An@	An@ +	An@ -	An@(d)	An@(d, ix)*	xxx.W	XXX.L
Dn	4(1/0)	4(1/0)	12(1/2)	12(1/2)	12(1/2)	16(2/2)	18(2/2)	16(2/2)	20(3/2)
An	4(1/0)	4(1/0)	12(1/2)	12(1/2)	12(1/2)	16(2/2)	18(2/2)	16(2/2)	20(3/2)
An@	12(3/0)	12(3/0)	20(3/2)	20(3/2)	20(3/2)	24(4/2)	26(4/2)	24(4/2)	28(5/2)
An@ +	12(3/0)	12(3/0)	20(3/2)	20(3/2)	20(3/2)	24(4/2)	26(4/2)	24(4/2)	28(5/2)
An@ -	14(3/0)	14(3/0)	22(3/2)	22(3/2)	22(3/2)	26(4/2)	28(4/2)	26(4/2)	30(5/2)
An@(d)	16(4/0)	16(4/0)	24(4/2)	24(4/2)	24(4/2)	28(5/2)	30(5/2)	28(5/2)	32(6/2)
An@(d, ix)*	18(4/0)	18(4/0)	26(4/2)	26(4/2)	26(4/2)	30(5/2)	32(5/2)	30(5/2)	34(6/2)
xxx.W	16(4/0)	16(4/0)	24(4/2)	24(4/2)	24(4/2)	28(5/2)	30(5/2)	28(5/2)	32(6/2)
xxx.L	20(5/0)	20(5/0)	28(5/2)	28(5/2)	28(5/2)	32(6/2)	34(6/2)	32(6/2)	36(7/2)
PC@(d)	16(4/0)	16(4/0)	24(4/2)	24(4/2)	24(4/2)	28(5/2)	30(5/2)	28(5/2)	32(6/2)
PC@(d, ix)*	18(4/0)	18(4/0)	26(4/2)	26(4/2)	26(4/2)	30(5/2)	32(5/2)	30(5/2)	34(6/2)
≠xxx	12(3/0)	12(3/0)	20(3/2)	20(3/2)	20(3/2)	24(4/2)	26(4/2)	24(4/2)	28(5/2)

* The size of the index register (ix) does not affect execution time.

Table 30 Standard Instruction Clock Periods

Instruction	Size	op≤ea≥, An	op≤ea≥, Dn	op Dn, $< M >$
ADD	Byte, Word	8(1/0) +	4(1/0) +	8(1/1) +
AUU	Long	6(1/0) + **	6(1/0) + **	12(1/2) +
AND	Byte, Word	_	4(1/0) +	8(1/1) +
AND	Long	-	6(1/0) + **	12(1/2) +
СМР	Byte, Word	6(1/0) +	4(1/0) +	
	Long	6(1/0) +	6(1/0) +	_
DIVS	-	-	158(1/0) + *	-
DIVU	-	-	140(1/0) + *	
EOR	Byte, Word	-	4(1/0) ***	8(1/1) +
	Long	-	8(1/0) ***	12(1/2) +
MULS	-	-	70(1/0) + *	_
MULU	-	_	70(1/0) + *	_
OR	Byte, Word	-	4(1/0) +	8(1/1) +
Un	Long	_	6(1/0) + **	12(1/2) +
SUB	Byte, Word	8(1/0) +	4(1/0) +	8(1/1) +
308	Long	6(1/0) + **	6(1/0) + **	12(1/2) +

+ add effective address calculation time * indicates maximum value

** total of 8 clock periods for instruction if the effective address is register direct *** only available effective address mode is data register direct

DIVS, DIVU

- The divide algorithm used by the 68000 provides less than 10% difference between the best and worst

case timings. MULS, MULU — The multiply algorithm requires 38+2n clocks when n is defined as

MULU; n = the number of ones in the < ea >
 MULS; n = concatanate the < ea > with a zero as the LSB; n is the resultant number of 10 or 01 patterns in the 17-bit source; i.e. worst case happens when the source is \$5555.

OHITACHI

Instruction	Size	op #, Dn	op #, An	op #, M	op #, CCR/SR
	Byte, Word	8(2/0)	_	12(2/1) +	-
ADDI	Long	16(3/0)	-	20(3/2) +	-
	Byte, Word	4(1/0)	8(1/0)*	8(1/1) +	_
ADDQ	Long	8(1/0)	8(1/0)	12(1/2) +	
	Byte, Word	8(2/0)	-	12(2/1) +	20(3/0)
ANDI	Long	16(3/0)	-	20(3/1) +	-
	Byte, Word	8(2/0)	8(2/0)	8(2/0) +	-
CMPI	Long	14(3/0)	14(3/0)	12(3/0) +	-
	Byte, Word	8(2/0)	-	12(2/1) +	20(3/0)
EORI	Long	16(3/0)		20(3/2) +	-
MOVEQ	Long	4(1/0)	_	_	-
	Byte, Word	8(2/0)	-	12(2/1) +	20(3/0)
ORI	Long	16(3/0)	-	20(3/2) +	-
	Byte, Word	8(2/0)	_	12(2/1) +	-
SUBI	Long	16(3/0)	-	20(3/2) +	-
	Byte, Word	4(1/0)	8(1/0)*	8(1/1) +	-
SUBQ	Long	8(1/0)	8(1/0)	12(1/2) +	

Table 31	Immediation	Instruction	Clock	Periods
	mineuration	manuction	CIOCK	1 01100

+ add effective address calculation time

* word only

Instruction	Size	Register	Memory
	Byte, Word	4(1/0)	8(1/1) +
CLR	Long	6(1/0)	12(1/2) +
NBCD	Byte	6(1/0)	8(1/1) +
	Byte, Word	4(1/0)	8(1/1) +
NEG	Long	6(1/0)	12(1/2) +
	Byte, Word	4(1/0)	8(1/1) +
NEGX	Long	6(1/0)	12(1/2) +
	Byte, Word	4(1/0)	8(1/1) +
NOT	Long	6(1/0)	12(1/2) +
	Byte, False	4(1/0)	8(1/1) +
Scc	Byte, True	6(1/0)	8(1/1) +
TAS	Byte	4(1/0)	10(1/1) +
	Byte, Word	4(1/0)	4(1/0) +
TST	Long	4(1/0)	4(1/0) +

Table 32 Single Operand Instruction Clock Periods

+ add effective address calculation time

SHIFT/ROTATE INSTRUCTION CLOCK PERIODS

Table 33 indicates the number of clock periods for the shift and rotate instructions. The number of bus read and write cycles is shown in parenthesis as: (r/w). The number of clock periods and the number of read and write cycles must be added respectively to those of the effective address calculation where indicated.

• BIT MANIPULATION INSTRUCTION CLOCK PERIODS

Table 34 indicates the number of clock periods required for the bit manipulation instructions. The number of bus read and write cycles is shown in parenthesis as: (r/w). The number of clock periods and the number of read and write cycles must be added respectively to those of the effective address calculation where indicated.

• CONDITIONAL INSTRUCTION CLOCK PERIODS

Table 35 indicates the number of clock periods required for the conditional instructions. The number of bus read and write cycles is indicated in parenthesis as: (r/w). The number of clock periods and the number of read and write cycles must be added respectively to those of the effective address calculation where indicated.

• JMP, JSR, LEA, PEA, MOVEM INSTRUCTION CLOCK PERIODS

Table 36 indicates the number of clock periods required for the jump, jump to subroutine, load effective address, push effective address, and move multiple registers instructions. The number of bus read and write cycles is shown in parenthesis as: (r/w).

Instruction	Size	Register	Memory	
	Byte, Word	6 + 2n(1/0)	8(1/1) +	
ASR, ASL	Long	8 + 2n(1/0)	-	
	Byte, Word	6 + 2n(1/0)	8(1/1) +	
LSR, LSL	Long	8 + 2n(1/0)	-	
	Byte, Word	6 + 2n(1/0)	8(1/1) +	
ROR, ROL	Long	8 + 2n(1/0)		
	Byte, Word	6 + 2n(1/0)	8(1/1) +	
ROXR, ROXL	Long	8 + 2n(1/0)	-	

Table 33 Shift/Rotate Instruction Clock Periods

Table 34 Bit Manipulation Instruction Clock Periods

Instruction	C:	Dyn	amic	Static		
Instruction	Size	Register	Memory	Register	Memory	
BOHO	Byte	-	8(1/1) +	_	12(2/1) +	
BCHG	Long	8(1/0)*		12(2/0)*	_	
201 0	Byte	-	8(1/1) +	-	12(2/1) +	
BCLR	Long	10(1/0)*	-	14(2/0)*	-	
00CT	Byte	-	8(1/1) +	-	12(2/1) +	
BSET	Long	8(1/0)*	-	12(2/0)*	-	
BTST	Byte	-	4(1/0) +	_	8(2/0) +	
	Long	6(1/0)	-	10(2/0)	_	

+ add effective address calculation time

* indicates maximum value

Instruction	Displacement	Trap or Branch Taken	Trap of Branch Not Taken
Þ.	Byte	10(2/0)	8(1/0)
B _{CC}	Word	10(2/0)	12(2/0)
	Byte	10(2/0)	_
BRA	Word	10(2/0)	-
	Byte	18(2/2)	+
BSR	Word	18(2/2)	_
<u></u>	CC true	-	12(2/0)
DB _{CC}	CC faise	10(2/0)	14(3/0)
СНК	-	40(5/3) + *	10(1/0) +
TRAP	_	34(4/3)	-
TRAPV	_	34(5/3)	4(1/0)

Table 35 Conditional Instruction Clock Periods

+ add effective address calculation time

* indicates maximum value

() HITACHI

Instr	Size	An@	An@+	An@ -	An@(d)	An@(d, ix) *	xxx.W	xxx.L	PC@(d)	PC@(d, ix) *
JMP	_	8(2/0)	_	_	10(2/0)	14(3/0)	10(2/0)	12(3/0)	10(2/0)	14(3/0)
JSR	-	16(2/2)	_		18(2/2)	22(2/2)	18(2/2)	20(3/2)	18(2/2)	22(2/2)
LEA	_	4(1/0)		_	8(2/0)	12(2/0)	8(2/0)	12(3/0)	8(2/0)	12(2/0)
PEA	_	12(1/2)	_	-	16(2/2)	20(2/2)	16(2/2)	20(3/2)	16(2/2)	20(2/2)
MOVEM	Word	12+4n (3+n/0)	12+4n (3+n/0)	-	16+4n (4+n/0)	18+4n (4+n/0)	16+4n (4+n/0)	20+4n (5+n/0)	16+4n (4+n/0)	18+4n (4+n/0)
M → R	Long	12+8n (3+2n/0)	12+8n (3+2n/0)		16+8n (4+2n/0)	18+8n (4+2n/0)	16+8n (4+2n/0)	20+8n (5+2n/0)	16+8n (4+2n/0)	18+8n (4+2n/0)
MOVEM	Word	8+4n (2/n)		8+4n (2/n)	12+4n (3/n)	14+4n (3/n)	12+4n (3/n)	16+4n (4/n)	-	
R → M	Long	8+8n (2/2n)	-	8+8n (2/2n)	12+8n (3/2n)	14+8n (3/2n)	12+8n (3/2n)	16+8n (4/2n)	-	-

Table 36 JMP, JSR, LEA, PEA, MOMEM Instruction Clock Periods

n is the number of registers to move

* is the size of the index register (ix) does not affect the instruction's execution time

MULTI-PRECISION INSTRUCTION CLOCK PERIODS

Table 37 indicates the number of clock periods for the multiprecision instructions. The number of clock periods includes the time to fetch both operands, perform the operations, store the results, and read the next instructions. The number of read and write cycles is shown in parenthesis as: (r/w).

In Table 37, the headings have the following meanings: Dn = data register operand and M = memory operand.

Instruction	Size	op Dn, Dn	op M, M
	Byte, Word	4(1/0)	18(3/1)
ADDX	Long	8(1/0)	30(5/2)
	Byte, Word		12(3/0)
СМРМ	Long		20(5/0)
	Byte, Word	4(1/0)	18(3/1)
SUBX	Long	8(1/0)	30(5/2)
ABCD	Byte	6(1/0)	18(3/1)
SBCD	Byte	6(1/0)	18(3/1)

Table 37 Multi-Precision Instruction Clock Periods

• MISCELLANEOUS INSTRUCTION CLOCK PERIODS

Table 38 indicates the number of clock periods for the following miscellaneous instructions. The number of bus read and write cycles is shown in parenthesis as: (r/w). The number of clock periods plus the number of read and write cycles must be added to those of the effective address calculation where indicated.

• EXCEPTION PROCESSING CLOCK PERIODS

Table 39 indicates the number of clock periods for exception processing. The number of clock periods includes the time for all stacking, the vector fetch, and the fetch of the first instruction of the handler routine. The number of bus read and write cycles is shown in parenthesis as: (r/w).

Instruction	Size	Register	Memory	Register → Memory	Memory → Register
MOVE from SR	-	6(1/0)	8(1/1) +		
MOVE to CCR	_	12(2/0)	12(2/0) +	-	
MOVE to SR		12(2/0)	12(2/0) +	_	-
	Word	-	-	16(2/2)	16(4/0)
MOVEP	Long	- 1		24(2/4)	24(6/0)
EXG	- 1	6(1/0)			_
EVT	Word	4(1/0)	-	_	-
EXT	Long	4(1/0)	_		-
LINK	-	16(2/2)	_	-	
MOVE from USP	-	4(1/0)	-	_	-
MOVE to USP		4(1/0)	_	_	-
NOP	-	4(1/0)	-	-	_
RESET	-	132(1/0)	_	-	_
RTE	-	20(5/0)	-	_	_
RTR	-	20(5/0		-	_
RTS	_	16(4/0)	-	-	_
STOP	-	4(0/0)		-	-
SWAP	_	4(1/0)	_		-
UNLK	-	12(3/0)	-		-

Table 38 Miscellaneous Instruction Clock Periods

+ add effective address calculation time

Table 39 Exception Processing Clock Periods

Exception	Periods
Reset * *	38.5 (6/0)
Address Error	50(4/7)
Bus Error	50(4/7)
Interrupt	44(5/3)*
lliegal Instruction	34(4/3)
Privileged Violation	34(4/3)
Trace	34(4/3)

 The interrupt acknowledge bus cycle is assumed to take four external clock periods.


** Indicates the time from when RES and HALT are first sampled as negated to when instruction execution starts.

MASK VERSION

Mask version		
68000\$1		
	68000U	

The difference of function between mask version 68000S1 and 68000U is only as following (Figure 59).

The function of HD68HC000 is as same as mask version 68000U.



NOTE FOR USE

Power Supply Circuit

When designing V_{CC} and V_{SS} pattern of the circuit board, the capacitors need to be located nearest to V_{CC} and V_{SS} as shown in the Figure 60.




Figure 60 Power Supply Circuit