

# 4Gb DDR3 SDRAM DDP(2Gbx2)

H5TQ4G43MMR-xxC H5TQ4G83MMR-xxC



## **Revision History**

Revision No.	History	Draft Date	Remark
0.1	Initial Release (Preliminary version)	2008-8	



## **Table of Contents**

## 1. Description

- 1.1 Device Features and Ordering Information
  - 1.1.1 Description
  - 1.1.2 Features
  - 1.1.3 Ordering Information
  - 1.1.4 Ordering Frequency
- 1.2 Package Ball out
- 1.3 Row and Column Address Table: 512M/1G Fixed
- 1.4 Pin Functional Description
- 1.5 Functional Block Diagram

#### 2. Command Description

- 2.1 Command Truth Table
- 2.2 Clock Enable (CKE) Truth Table for Synchronous Transitions

## 3. Absolute Maximum Ratings

## 4. Operating Conditions

- 4.1 Operating Temperature Condition
- 4.2 DC Operating Conditions

#### 5. AC and DC Input Measurement Levels

- 5.1 AC and DC Logic Input Levels for Single-Ended Signals
- 5.2 AC and DC Logic Input Levels for Differential Signals
- 5.3 Differential Input Cross Point Voltage
- 5.4 Slew Rate Definitions for Single Ended Input Signals
  - 5.4.1 Input Slew Rate for Input Setup Time (tIS) and Data Setup Time (tDS)
  - 5.4.2 Input Slew Rate for Input Hold Time (tIH) and Data Hold Time (tDH)
- 5.5 Slew Rate Definitions for Differential Input Signals

Rev. 0.1 /Aug 2008



## 6. AC and DC Output Measurement Levels

- 6.1 Single Ended AC and DC Output Levels
  - 6.1.1 Differential AC and DC Output Levels
- 6.2 Single Ended Output Slew Rate
- 6.3 Differential Output Slew Rate
- 6.4 Reference Load for AC Timing and Output Slew Rate

#### 7. Overshoot and Undershoot Specifications

- 7.1 Address and Control Overshoot and Undershoot Specifications
- 7.2 Clock, Data, Strobe and Mask Overshoot and Undershoot Specifications
- 7.3 34 ohm Output Driver DC Electrical Characteristics
- 7.4 Output Driver Temperature and Voltage sensitivity
- 7.5 On-Die Termination (ODT) Levels and I-V Characteristics
  - 7.5.1 On-Die Termination (ODT) Levels and I-V Characteristics
  - 7.5.2 ODT DC Electrical Characteristics
  - 7.5.3 ODT Temperature and Voltage sensitivity
- 7.6 ODT Timing Definitions
  - 7.6.1 Test Load for ODT Timings
  - 7.6.2 ODT Timing Reference Load

#### 8. IDD Specification Parameters and Test Conditions

- 8.1 IDD Measurement Conditions
- 8.2 IDD Specifications
  - 8.2.1 IDD6 Current Definition
  - 8.2.2 IDD6TC Specification (see notes 1~2)
- 9. Input/Output Capacitance
- 10. Standard Speed Bins
- 11. Electrical Characteristics and AC Timing
- 12. Package Dimensions



## 1. DESCRIPTION

The H5TQ4G43MMR-xxX and H5TQ4G83MMR-xxX are a 4,294,967,296-bit CMOS Double Data Rate III (DDR3) Synchronous DRAM, ideally suited for the main memory applications which requires large memory density and high bandwidth. Hynix 4Gb DDR3 SDRAMs offer fully synchronous operations referenced to both rising and falling edges of the clock. While all addresses and control inputs are latched on the rising edges of the CK (falling edges of the CK), Data, Data strobes and Write data masks inputs are sampled on both rising and falling edges of it.

The data paths are internally pipelined and 8-bit prefetched to achieve very high bandwidth.

## 1.1 Device Features and Ordering Information

#### 1.1.1 FEATURES

- VDD=VDDQ=1.5V +/- 0.075V
- Fully differential clock inputs (CK, CK) operation
- Differential Data Strobe (DQS, DQS)
- On chip DLL align DQ, DQS and DQS transition with CK transition
- DM masks write data-in at the both rising and falling edges of the data strobe
- All addresses and control inputs except data, data strobes and data masks latched on the rising edges of the clock
- Programmable CAS latency 6, 7, 8, 9 and (10) supported
- Programmable additive latency 0, CL-1, and CL-2 supported
- Programmable CAS Write latency (CWL) = 5, 6, 7

- Programmable burst length 4/8 with both nibble sequential and interleave mode
- · BL switch on the fly
- 8banks
- · 8K refresh cycles /64ms
- JEDEC standard 82ball FBGA(x4/x8)
- Driver strength selected by EMRS
- · Dynamic On Die Termination supported
- · Asynchronous RESET pin supported
- · ZQ calibration supported
- TDQS (Termination Data Strobe) supported (x8 only)
- · Write Levelization supported
- · Auto Self Refresh supported
- On Die Thermal Sensor supported (JEDEC optional)
- 8 bit pre-fetch

## 1.1.2 ORDERING INFORMATION

Part No.	Configuration	Package
H5TQ4G43MMR-xx*X	512M x 4	82ball FBGA
H5TQ4G83MMR-xx*X	256M x 8	OZDAII I DOA

<sup>\*</sup> xx means Binning grade (Speed/IDD...)

#### 1.1.3 OPERATING FREQUENCY

Grade		Fre	equen	у [М	lz]		Remark
	CL5	CL6	CL7	CL8	CL9	CL10	(CL-tRCD-tRP)
-S6	0	0					DDR3-800 6-6-6
-G7		0	0	0			DDR3-1066 7-7-7

Rev. 0.1 /Aug 2008

<sup>\*</sup> X means Power Consumption & Temperature



## 1.2 Package Ball out

## 1.2.1 x4/x8 Package Ball out

	1	2	3	4	5	6	7	8	9	10	11	
Α	NC	VSS	VDD	NC				NU/TDQS	VSS	VDD	NC	Α
В	•	VSS	VSSQ	DQ0				DM	VSSQ	VDDQ		В
С		VDDQ	DQ2	DQS				DQ1	DQ3	VSSQ		С
D		VSSQ	DQ6	DQS				VDD	VSS	VSSQ		D
E		VREFDQ	VDDQ	DQ4				DQ7	DQ5	VDDQ		E
F		ODT1	VSS	RAS				СК	VSS	CKE1		F
G		ODT0	VDD	CAS				CK	VDD	CKE0		G
Н		CS1	CS0	WE				A10/AP	ZQ0	ZQ1		Н
J		VSS	BA0	BA2				NC	VREFCA	VSS		J
K		VDD	A3	A0				A12/BC	BA1	VDD		K
L		VSS	A5	A2				A1	A4	VSS		L
M		VDD	A7	A9				A11	A6	VDD		M
N	NC	VSS	RESET	A13				A14	A8	VSS	NC	N
		•	•	4	_	^	-	•	•	40	44	
	1	2	3	4	5	6	7	8	9	10	11	

Note: Green NC balls indicate mechanical support balls with no internal connection

(Top View: See the balls through the Package)

- O Populated ball
- + Ball not populated



## 1.3 ROW AND COLUMN ADDRESS TABLE

## 1Gb

Configuration	256Mb x 4	128Mb x 8	64Mb x 16
# of Banks	8	8	8
Bank Address	BA0 - BA2	BA0 - BA2	BA0 - BA2
Auto precharge	A10/AP	A10/AP	A10/AP
BL switch on the fly	A12/BC	A12/BC	A12/BC
Row Address	A0 - A13	A0 - A13	A0 - A12
Column Address	A0 - A9,A11	A0 - A9	A0 - A9
Page size <sup>1</sup>	1 KB	1 KB	2 KB

## 2Gb

Configuration	512Mb x 4	256Mb x 8	128Mb x 16
# of Banks	8	8	8
Bank Address	BA0 - BA2	BA0 - BA2	BA0 - BA2
Auto precharge	A10/AP	A10/AP	A10/AP
BL switch on the fly	A12/BC	A12/BC	A12/BC
Row Address	A0 - A14	A0 - A14	A0 - A13
Column Address	A0 - A9,A11	A0 - A9	A0 - A9
Page size 1	1 KB	1 KB	2 KB

## 4Gb

Configuration	1Gb x 4	512Mb x 8	256Mb x 16
# of Banks	8	8	8
Bank Address	BA0 - BA2	BA0 - BA2	BA0 - BA2
Auto precharge	A10/AP	A10/AP	A10/AP
BL switch on the fly	A12/BC	A12/BC	A12/BC
Row Address	A0 - A15	A0 - A15	A0 - A14
Column Address	A0 - A9,A11	A0 - A9	A0 - A9
Page size <sup>1</sup>	1 KB	1 KB	2 KB

#### 8Gb

Configuration	2Gb x 4	1Gb x 8	512Mb x 16
# of Banks	8	8	8
Bank Address	BA0 - BA2	BA0 - BA2	BA0 - BA2
Auto precharge	A10/AP	A10/AP	A10/AP
BL switch on the fly	A12/BC	A12/BC	A12/BC
Row Address	A0 - A15	A0 - A15	A0 - A15
Column Address	A0 - A9, A11, A13	A0 - A9, A11	A0 - A9
Page size 1	2 KB	2 KB	2 KB

**Note1:** Page size is the number of bytes of data delivered from the array to the internal sense amplifiers when an ACTIVE command is registered. Page size is per bank, calculated as follows:

page size = 2  $^{COLBITS}$  \* ORG  $\div$  8

where COLBITS = the number of column address bits, ORG = the number of I/O (DQ) bits



## 1.4 Pin Functional Description

## Input / output functional description

Symbol	Туре	Function
CK, CK	Input	Clock: CK and $\overline{\text{CK}}$ are differential clock inputs. All address and control input signals are sampled on the crossing of the positive edge of CK and negative edge of $\overline{\text{CK}}$ .
CKE	Input	Clock Enable: CKE HIGH activates, and CKE Low deactivates, internal clock signals and device input buffers and output drivers. Taking CKE Low provides Precharge Power-Down and Self-Refresh operation (all banks idle), or Active Power-Down (row Active in any bank). CKE is asynchronous for Self-Refresh exit. After VREFCA and VREFDQ have become stable during the power on and initialization sequence, they must be maintained during all operations (including Self-Refresh). CKE must be maintained high throughout read and write accesses. Input buffers, excluding CK, $\overline{\text{CK}}$ , ODT and CKE are disabled during power-down. Input buffers, excluding CKE, are disabled during Self-Refresh.
CS	Input	Chip Select: All commands are masked when $\overline{CS}$ is registered HIGH. $\overline{CS}$ provides for external Rank selection on systems with multiple Ranks. $\overline{CS}$ is considered part of the command code.
ODT	Input	On Die Termination: ODT (registered HIGH) enables termination resistance internal to the DDR3 SDRAM. When enabled, ODT is only applied to each DQ, DQS, DQS and DM/TDQS, NU/TDQS (When TDQS is enabled via Mode Register A11=1 in MR1) signal for x4/x8 configurations. For x16 configuration ODT is applied to each DQ, DQSU, DQSU, DQSL, DQSL, DMU, and DML signal.  The ODT pin will be ignored if MR1 is programmed to disable ODT.
RAS. CAS. WE	Input	Command Inputs: RAS, CAS and WE (along with CS) define the command being entered.
DM, (DMU), (DML)	Input	Input Data Mask: DM is an input mask signal for write data. Input data is masked when DM is sampled HIGH coincident with that input data during a Write access. DM is sampled on both edges of DQS. For x8 device, the function of DM or TDQS/TDQS is enabled by Mode Register A11 setting in MR1.
BA0 - BA2	Input	Bank Address Inputs: BA0 - BA2 define to which bank an Active, Read, Write or Precharge command is being applied. Bank address also determines if the mode register or extended mode register is to be accessed during a MRS cycle.
A0 - A15	Input	Address Inputs: Provide the row address for Active commands and the column address for Read/Write commands to select one location out of the memory array in the respective bank. (A10/AP and A12/BC have additional functions, see below).  The address inputs also provide the op-code during Mode Register Set commands.
A10 / AP	Input	Auto-precharge: A10 is sampled during Read/Write commands to determine whether Autoprecharge should be performed to the accessed bank after the Read/Write operation. (HIGH: Autoprecharge; LOW: no Autoprecharge).A10 is sampled during a Precharge command to determine whether the Precharge applies to one bank (A10 LOW) or all banks (A10 HIGH). If only one bank is to be precharged, the bank is selected by bank addresses.
A12 / BC	Input	Burst Chop: A12 / BC is sampled during Read and Write commands to determine if burst chop (on-the-fly) will be performed.  (HIGH, no burst chop; LOW: burst chopped). See command truth table for details.
RESET	Input	Active Low Asynchronous Reset: Reset is active when RESET is LOW, and inactive when RESET is HIGH. RESET must be HIGH during normal operation.  RESET is a CMOS rail to rail signal with DC high and low at 80% and 20% of V <sub>DD</sub> , i.e. 1.20V for DC high and 0.30V for DC low.

Rev. 0.1 /Aug 2008



Symbol	Туре	Function
DQ	Input / Output	Data Input/ Output: Bi-directional data bus.
DQU, DQL, DQS, DQS, DQSU, DQSU, DQSL, DQSL	Input / Output	Data Strobe: output with read data, input with write data. Edge-aligned with read data, centered in write data. For the x16, DQSL corresponds to the data on DQL0-DQL7; DQSU corresponds to the data on DQU0-DQU7. The data strobe DQS, DQSL, and DQSU are paired with differential signals $\overline{DQS}$ , $\overline{DQSL}$ , and $\overline{DQSU}$ , respectively, to provide differential pair signaling to the system during reads and writes. DDR3 SDRAM supports differential data strobe only and does not support single-ended.
TDQS, TDQS Output		Termination Data Strobe: TDQS/ $\overline{TDQS}$ is applicable for x8 DRAMs only. When enabled via Mode Register A11 = 1 in MR1, the DRAM will enable the same termination resistance function on TDQS/ $\overline{TDQS}$ that is applied to DQS/ $\overline{DQS}$ . When disabled via mode register A11 = 0 in MR1, DM/ $\overline{TDQS}$ will provide the data mask function and $\overline{TDQS}$ is not used. x4 DRAMs must disable the TDQS function via mode register A11 = 0 in MR1.
NC		No Connect: No internal electrical connection is present.
V <sub>DDQ</sub>	Supply	DQ Power Supply: 1.5 V +/- 0.075 V
V <sub>SSQ</sub>	Supply	DQ Ground
$V_{\mathrm{DD}}$	Supply	Power Supply: 1.5 V +/- 0.075 V
V <sub>SS</sub>	Supply	Ground
V <sub>REFDQ</sub>	Supply	Reference voltage for DQ
V <sub>REFCA</sub>	Supply	Reference voltage
ZQ	Supply	Reference Pin for ZQ calibration


#### Note:

Input only pins (BA0-BA2, A0-A15,  $\overline{RAS}$ ,  $\overline{CAS}$ ,  $\overline{WE}$ ,  $\overline{CS}$ , CKE, ODT, DM, and  $\overline{RESET}$ ) do not supply termination.




## 1.5 Functional Block Diagram

## Block Diagram (DDP. 1Gx4)



A0~A14, BA0~BA2

## Block Diagram (DDP. 512Mx8)



A0~A14, BA0~BA2

Rev. 0.1 / Aug 2008



## 2. Command Description

## 2.1 Command Truth Table

- (a) note 1,2,3,4 apply to the entire Command Truth Table
- (b) Note 5 applies to all Read/Write command

 $[BA = Bank Address, RA = Rank Address, CA = Column Address, <math>\overline{BC} = Burst Chop, X = Don't Care, V = Valid]$ 

		CI	<b>KE</b>									40	
Function	Abbrev iation	Previ ous Cycle	Curre nt Cycle	cs	RAS	CAS	WE	BA0- BA3	A13- A15	A12- BC	A10- AP	A0- A9, A11	Notes
Mode Register Set	MRS	Н	Н	L	L	L	L	BA		OP (	Code		
Refresh	REF	Н	Н	L	L	L	Н	V	V	V	V	V	
Self Refresh Entry	SRE	Н	L	L	L	L	Н	V	V	V	V	V	7,9,12
Self Refresh Exit	SRX	L	Н	H L	V H	V H	V H	V	V	V	V	V	7,8,9,1 2
Single Bank Precharge	PRE	Н	Н	L	L	Н	L	ВА	V	V	L	V	
Precharge all Banks	PREA	Н	Н	L	L	Н	L	V	V	V	Н	V	
Bank Activate	ACT	Н	Н	L	L	Н	Н	ВА	Ro	w Add	ress (R	(A)	
Write (Fixed BL8 or BC4)	WR	Н	Н	L	Н	L	L	ВА	RFU	V	L	CA	
Write (BC4, on the Fly)	WRS4	Н	Н	L	Н	L	L	ВА	RFU	L	L	CA	
Write (BL8, on the Fly)	WRS8	Н	Н	L	Н	L	L	ВА	RFU	Н	L	CA	
Write with Auto Precharge (Fixed BL8 or BC4)	WRA	Н	Н	L	Н	L	L	ВА	RFU	V	Н	CA	
Write with Auto Precharge (BC4, on the Fly)	WRAS 4	Н	Н	L	Н	L	L	ВА	RFU	L	Н	CA	
Write with Auto Precharge (BL8, on the Fly)	WRAS 8	Н	Н	L	Н	L	L	ВА	RFU	Н	Н	CA	
Read (Fixed BL8 or BC4)	RD	Н	Н	L	Н	L	Н	BA	RFU	V	L	CA	
Read (BC4, on the Fly)	RDS4	Н	Н	L	Н	L	Н	ВА	RFU	L	L	CA	
Read (BL8, on the Fly)	RDS8	Н	Н	L	Н	L	Н	BA	RFU	Н	L	CA	
Read with Auto Precharge (Fixed BL8 or BC4)	RDA	Н	Н	L	Н	L	Н	ВА	RFU	V	Н	CA	
Read with Auto Precharge (BC4, on the Fly)	RDAS4	Н	Н	L	Н	L	Н	ВА	RFU	L	Н	CA	
Read with Auto Precharge (BL8, on the Fly)	RDAS8	Н	Н	L	Н	L	Н	ВА	RFU	Н	Н	CA	
No Operation	NOP	Н	Н	L	Н	Н	Н	V	V	V	V	V	10
Device Deselected	DES	Н	Н	Н	Χ	Χ	Х	X	Х	Х	Х	Х	11
Power Down Entry	PDE	Н	L	L H	H V	H V	H V	V	V	V	V	V	6,12



			Cł	<b>KE</b>									A0-		
	Function	Abbrev iation		Curre nt Cycle	cs	RAS	CAS	WE	BA0- BA3	A13- A15	A12- BC	A10- AP	A9, A11	Notes	
	Power Down Exit	PDX	L		H L	L	Н	Н	Н	V	V	V	W	V	6,12
	I OWEI DOWN EXIT	I DX	_		Н	V	V	V	\ \ \	· ·	, v	l v	V	0,12	
	ZQ Calibration Long	ZQCL	Н	Н	L	Н	Н	L	Х	Х	Х	Н	Х		
	ZQ Calibration Short	ZQCS	Η	Н	L	Н	Н	L	Х	Х	Х	L	Χ		

#### Notes:

- 1. All DDR3 SDRAM commands are defined by states of  $\overline{CS}$ ,  $\overline{RAS}$ ,  $\overline{CAS}$ ,  $\overline{WE}$  and CKE at the rising edge of the clock. The MSB of BA, RA and CA are device density and configuration dependant.
- 2. RESET is Low enable command which will be used only for asynchronous reset so must be maintained HIGH during any function.
- 3. Bank addresses (BA) determine which bank is to be operated upon. For (E)MRS BA selects an (Extended) Mode Register.
- 4. "V" means "H or L (but a defined logic level)" and "X" means either "defined or undefined (like floating) logic level".
- 5. Burst reads or writes cannot be terminated or interrupted and Fixed/on the Fly BL will be defined by MRS.
- 6. The Power Down Mode does not perform any refresh operation.
- 7. The state of ODT does not affect the states described in this table. The ODT function is not available during Self Refresh.
- 8. Self Refresh Exit is asynchronous.
- 9. VREF (Both VrefDQ and VrefCA) must be maintained during Self Refresh operation.
- 10. The No Operation command should be used in cases when the DDR3 SDRAM is in an idle or wait state. The purpose of the No Operation command (NOP) is to prevent the DDR3 SDRAM from registering any unwanted commands between operations. A No Operation command will not terminate a previous operation that is still executing, such as a burst read or write cycle.
- 11. The Deselect command performs the same function as No Operation command.
- 12. Refer to the CKE Truth Table for more detail with CKE transition.



## 2.2 CKE Truth Table

- a) Notes 1-7 apply to the entire CKE Truth Table.
- b) CKE low is allowed only if tMRD and tMOD are satisfied.

	СК	Œ			
Current State <sup>2</sup>	Previous Cycle <sup>1</sup> (N-1)	Current Cycle <sup>1</sup> (N)	Command (N) <sup>3</sup> RAS, CAS, Action (N) <sup>3</sup> WE, CS		Notes
Power-Down	L	L	X	Maintain Power-Down	14, 15
Fower-Down	L	Н	DESELECT or NOP	Power-Down Exit	11,14
Self-Refresh	L	L	X	Maintain Self-Refresh	15,16
Sell-Reliesii	L	Н	DESELECT or NOP	Self-Refresh Exit	8,12,16
Bank(s) Active	Н	L	DESELECT or NOP	Active Power-Down Entry	11,13,14
Reading	Н	L	DESELECT or NOP	Power-Down Entry	11,13,14,17
Writing	Н	L	DESELECT or NOP	Power-Down Entry	11,13,14,17
Precharging	Н	L	DESELECT or NOP	Power-Down Entry	11,13,14,17
Refreshing	Н	L	DESELECT or NOP	Precharge Power-Down Entry	11
All Banks Idle	Н	L	DESELECT or NOP	Precharge Power-Down Entry	11,13,14,18
All DallKS IUle	Н	L	REFRESH	Self-Refresh	9,13,18
For n	nore details wit	h all signals S	See "2.1 Command Truth	Table" on page 11	10

#### Notes:

- 1. CKE (N) is the logic state of CKE at clock edge N; CKE (N-1) was the state of CKE at the previous clock edge.
- 2. Current state is defined as the state of the DDR3 SDRAM immediately prior to clock edge N.
- 3. COMMAND (N) is the command registered at clock edge N, and ACTION (N) is a result of COMMAND (N), ODT is not included here.
- 4. All states and sequences not shown are illegal or reserved unless explicitly described elsewhere in this document.
- 5. The state of ODT does not affect the states described in this table. The ODT function is not available during Self-Refresh.
- 6. tCKEmin of [TBD] clocks means CKE must be registered on [TBD] consecutive positive clock edges. CKE must remain at the valid input level the entire time it takes to achieve the [TBD] clocks of registration. Thus, after any CKE transition, CKE may not transition from its valid level during the time period of tIS + [TBD] + tIH.
- 7. DESELECT and NOP are defined in the Command Truth Table.
- 8. On Self-Refresh Exit DESELECT or NOP commands must be issued on every clock edge occurring during the tXS period. Read or ODT commands may be issued only after tXSDLL is satisfied.
- 9. Self-Refresh mode can only be entered from the All Banks Idle state.
- 10. Must be a legal command as defined in the Command Truth Table.
- 11. Valid commands for Power-Down Entry and Exit are NOP and DESELECT only.
- 12. Valid commands for Self-Refresh Exit are NOP and DESELECT only.
- 13. Self-Refresh can not be entered during Read or Write operations. For a detailed list of restrictions see 8.1 on page 36.
- 14. The Power-Down does not perform any refresh operations.
- 15. "X" means "don't care" (including floating around VREF) in Self-Refresh and Power-Down. It also applies to Address pins.
- 16. VREF (Both Vref\_DQ and Vref\_CA) must be maintained during Self-Refresh operation.
- 17. If all banks are closed at the conclusion of the read, write or precharge command, then Precharge Power-Down is entered, otherwise Active Power-Down is entered.
- 18. 'Idle state' is defined as all banks are closed (tRP, tDAL, etc. satisfied), no data bursts are in progress, CKE is high, and all timings from previous operations are satisfied (tMRD, tMOD, tRFC, tZQinit, tZQoper, tZQCS, etc.) as well as all Self-Refresh exit and Power-Down Exit parameters are satisfied (tXS, tXP, tXPDLL, etc).

Rev. 0.1 / Aug 2008



## 3. ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Rating	Units	Notes
VDD	Voltage on VDD pin relative to Vss	- 0.4 V ~ 1.975 V	V	,3
VDDQ	Voltage on VDDQ pin relative to Vss	- 0.4 V ~ 1.975 V	V	,3
VIN, VOUT	Voltage on any pin relative to Vss	- 0.4 V ~ 1.975 V	V	
TSTG	Storage Temperature	-55 to +100		, 2

#### Notes:

- 1. Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
- 2. Storage Temperature is the case surface temperature on the center/top side of the DRAM. For the measurement conditions, please refer to JESD51-2 standard.
- 3. VDD and VDDQ must be within 300mV of each other at all times; and VREF must not be greater than 0.6XVDDQ,When VDD and VDDQ are less than 500mV; VREF may be equal to or less than 300mV.



## 4. Operating Conditions

#### 4.1 OPERATING TEMPERATURE CONDITION

Symbol	Parameter	Rating	Units	Notes
TOPER	Operating Temperature (Tcase)	0 to 85	°C	2
TOTER	Extended Temperature Range	85 to 95	°C	1,3

#### Notes:

- 1. Operating Temperature TOPER is the case surface temperature on the center / top side of the DRAM. For measurement conditions, please refer to the JEDEC document JESD51-2.
- 2. The Normal Temperature Range specifies the temperatures where all DRAM specifications will be supported.
  During operation, the DRAM case temperature must be maintained between 0 85oC under all operating conditions.
- 3. Some applications require operation of the DRAM in the Extended Temperature Range between 85°C and 95°C case temperature. Full specifications are guaranteed in this range, but the following additional conditions apply:
  - a) Refresh commands must be doubled in frequency, therefore reducing the Refresh interval tREFI to  $3.9~\mu s$ . (This double refresh requirement may not apply for some devices.) It is also possible to specify a component with 1X refresh (tREFI to  $7.8\mu s$ ) in the Extended Temperature Range. Please refer to supplier data sheet and/or the DIMM SPD for option availability.
  - b) If Self-Refresh operation is required in the Extended Temperature Range, then it is mandatory to either use the Manual Self-Refresh mode with Extended Temperature Range capability (MR2 A6 = 0b and MR2 A7 = 1b) or enable the optional Auto Self-Refresh mode (MR2 A6 = 1b and MR2 A7 = 0b).

## 4.2 RECOMMENDED DC OPERATING CONDITIONS

Symbol	Doromotor		Unito	Notes		
Symbol	Parameter	Min.	Тур.	Max.	Units	Notes
VDD	Supply Voltage	1.425	1.500	1.575	V	1,2
VDDQ	Supply Voltage for Output	1.425	1.500	1.575	V	1,2

## Notes:

- 1. Under all conditions, VDDQ must be less than or equal to VDD.
- 2. VDDQ tracks with VDD. AC parameters are measured with VDD and VDDQ tied together.

Rev. 0.1 / Aug 2008



## 5. AC and DC Input Measurement Levels

## 5.1 AC and DC Logic Input Levels for Single-Ended Signals

#### Single Ended AC and DC Input Levels

Symbol	Parameter	DDR3 DDR3	Unit	Notes	
		Min Max			
VIH(DC)	DC input logic high	Vref + 0.100	TBD	V	1
VIL(DC)	DC input logic low	TBD	Vref - 0.100	V	1
VIH(AC)	AC input logic high	Vref + 0.175	-	V	1, 2
VIL(AC)	AC input logic low		Vref - 0.175	V	1, 2
V <sub>RefDQ(DC)</sub>	Reference Voltage for DQ, DM inputs	0.49 * VDD	0.51 * VDD	V	3, 4
V <sub>RefCA(DC)</sub>	Reference Voltage for ADD, CMD inputs	0.49 * VDD	0.51 * VDD	V	3, 4
VTT	Termination voltage for DQ, DQS outputs	VDDQ/2 - TBD	VDDQ/2 + TBD		

#### Notes:

- 1. For DQ and DM, Vref = VrefDQ. For input any pins except  $\overline{RESET}$ , Vref = VrefCA.
- 2. The "t.b.d." entries might change based on overshoot and undershoot specification.
- 3. The ac peak noise on  $V_{Ref}$  may not allow  $V_{Ref}$  to deviate from  $V_{Ref(DC)}$  by more than +/-1% VDD (for reference: approx. +/- 15 mV).
- 4. For reference: approx. VDD/2 +/- 15 mV.

The dc-tolerance limits and ac-noise limits for the reference voltages VRefCA and VRefDQ are illustrated in below Figure. It shows a valid reference voltage VRef (t) as a function of time. (VRef stands for VRefCA and VRefDQ likewise).

VRef (DC) is the linear average of VRef (t) over a very long period of time (e.g. 1 sec). This average has to meet the min/max requirements in Table 1.

Furthermore VRef (t) may temporarily deviate from VRef (DC) by no more than +/- 1% VDD.




Illustration of Vref (DC) tolerance and Vref ac-noise limits



## 5.2 AC and DC Logic Input Levels for Differential Signals


Symbol	Parameter	DDR3 DDR3	Unit	Notes	
-		Min	Max		
VIHdiff	Differential input logic high	+ 0.200	-	V	1
VILdiff	Differential input logic low		- 0.200	V	1

#### Note1.

Refer to "Overshoot and Undershoot Specification on page 25"

## 5.3 Differential Input Cross Point Voltage

To guarantee tight setup and hold times as well as output skew parameters with respect to clock and strobe, each cross point voltage of differential input signals (CK, CK and DQS, DQS) must meet the requirements below table. The differential input cross point voltage VIX is measured from the actual cross point of true and complement signal to the midlevel between of VDD and VSS.



Vix Definition

Cross point voltage for differential input signals (CK, DQS)

Symbol	Parameter		DDR3-1066, DDR3-1333		Notes
-		Min	Max		
V <sub>IX</sub>	Differential Input Cross Point	- 150	150	mV	
VΙX	Voltage relative to VDD/2	- 150	150	IIIV	



## 5.4 Slew Rate Definitions for Single Ended Input Signals

## 5.4.1 Input Slew Rate for Input Setup Time (tIS) and Data Setup Time (tDS)

Setup (tIS and tDS) nominal slew rate for a rising signal is defined as the slew rate between the last crossing of VRef and the first crossing of VIH (AC) min. Setup (tIS and tDS) nominal slew rate for a falling signal is defined as the slew rate between the last crossing of VRef and the first crossing of VIL (AC) max.


#### 5.4.2 Input Slew Rate for Input Hold Time (tIH) and Data Hold Time (tDH)

Hold nominal slew rate for a rising signal is defined as the slew rate between the last crossing of VIL (DC) max and the first crossing of VRef. Hold (tIH and tDH) nominal slew rate for a falling signal is defined as the slew rate between the last crossing of VIH (DC) min and the first crossing of VRef.

**Single-Ended Input Slew Rate Definition** 

Description	Measured		Defined by	Applicable for		
Description	Min Max		Defined by	Applicable for		
Input alow rate for riging adde	Vref	VIH (AC) min	VIH (AC) min-Vref			
Input slew rate for rising edge	viei	VIH (AC) IIIII	Delta TRS	Setup		
Input alow rate for falling adde	Vref	\/II (AC) may	Vref-VIL (AC) max	(tIS, tDS)		
Input slew rate for falling edge	viei	VIL (AC) max	Delta TFS			
Input claw rate for riging adda	\/II_(DC) may	Vref	Vref-VIL (DC) max			
Input slew rate for rising edge VIL (DC) max Vre		viei	Delta TFH	Hold		
Input alow rate for falling adde	\/ILL (DC) min	Vref	VIH (DC) min-Vref	(tIH, tDH)		
Input slew rate for falling edge	VIH (DC) min	viei	Delta TRH			

## Input Nominal Slew Rate Definition for Single-Ended Signals



Rev. 0.1 /Aug 2008




## 5.5 Slew Rate Definitions for Differential Input Signals

Input slew rate for differential signals (CK,  $\overline{\text{CK}}$  and DQS,  $\overline{\text{DQS}}$ ) are defined and measured as shown in Table and Figure .

Description	Measured		Defined by
Description	Min	Max	Defined by
Differential input slew rate for rising edge (CK-CK and DQS-DQS)	VILdiffmax	VIHdiffmin	VIHdiffmin-VILdiffmax  DeltaTRdiff
Differential input slew rate for falling edge (CK-CK and DQS-DQS)	VIHdiffmin	VILdiffmax	VIHdiffmin-VILdiffmax  DeltaTFdiff

#### Note:

The differential signal (i.e. CK-CK and DQS-DQS) must be linear between these thresholds.



Differential Input Slew Rate Definition for DQS, DQS# and CK, CK#

Rev. 0.1 /Aug 2008



## 6. AC and DC Output Measurement Levels

## 6.1 Single Ended AC and DC Output Levels

Table shows the output levels used for measurements of single ended signals.

Symbol	Parameter	DDR3-1066, 1333	Unit	Notes
VOH(DC)	DC output high measurement level (for IV curve linearity)	0.8 x VDDQ	V	
VOM(DC)	DC output mid measurement level (for IV curve linearity)	0.5 x VDDQ	V	
VOL(DC)	DC output low measurement level (for IV curve linearity)	0.2 x VDDQ	V	
VOH(AC)	AC output high measurement level (for output SR)	VTT + 0.1 x VDDQ	V	1
VOL(AC)	AC output low measurement level (for output SR)	VTT - 0.1 x VDDQ	V	1

<sup>1.</sup> The swing of  $\pm$  0.1 x VDDQ is based on approximately 50% of the static single ended output high or low swing with a driver impedance of 40 and an effective test load of 25 to VTT = VDDQ / 2.

## 6.1.1 Differential AC and DC Output Levels

Below table shows the output levels used for measurements of differential signals.

Symbol	Parameter	DDR3-1066, 1333	Unit	Notes
VOHdiff (AC)	AC differential output high measurement level (for output SR)	+ 0.2 x VDDQ	V	1
VOLdiff (AC)	AC differential output low measurement level (for output SR)	- 0.2 x VDDQ	V	1

<sup>1.</sup> The swing of ± 0.2 x VDDQ is based on approximately 50% of the static differential output high or low swing with a driver impedance of 40 and an effective test load of 25 to VTT = VDDQ/2 at each of the differential outputs.

#### 6.2 Single Ended Output Slew Rate

With the reference load for timing measurements, output slew rate for falling and rising edges is defined and measured between VOL(AC) and VOH(AC) for single ended signals as shown in Table and Figure.

Description	Mea	sured	Defined by
Description	From	То	Definied by
Single ended output slew rate for rising edge	VOL(AC)	VOH(AC)	VOH(AC)-VOL(AC)
olligic chaca output siew rate for fishing eage	VOE(/10)	VOI 1(710)	DeltaTRse
See Leading to the leading of the College of the Co	) (OLI(A O)	) (OL (A O)	VOH(AC)-VOL(AC)
Single ended output slew rate for falling edge	VOH(AC)	VOL(AC)	DeltaTFse

#### Note:

Output slew rate is verified by design and characterization, and may not be subject to production test.



Fig. Single Ended Output Slew Rate Definition




Table. Output Slew Rate (single-ended)

Parameter	Complete al	DDR	3-1066	DDR3	Units	
Falametei	Symbol	Min	Max	Min	Max	Offics
Single-ended Output Slew Rate	SRQse	2.5	5	2.5	5	V/ns

\*\*\* For Ron = RZQ/7 setting



## 6.3 Differential Output Slew Rate


With the reference load for timing measurements, output slew rate for falling and rising edges is defined and measured between VOLdiff (AC) and VOHdiff (AC) for differential signals as shown in Table and Figure .

## **Differential Output Slew Rate Definition**

Description	Meas	sured	Defined by
Description	From To		Defined by
Differential output slew rate for rising edge	\/OI diff (\\C\)	VOHdiff (AC)	VOHdiff (AC)-VOLdiff (AC)
Differential output siew rate for rising edge	VOLdiff (AC)	VOHdili (AC)	DeltaTRdiff
Differential output slew rate for falling edge	VOHdiff (AC)	VOLdiff (AC)	VOHdiff (AC)-VOLdiff (AC)
Differential output siew rate for failing edge	VOHulli (AC)	VOLUIII (AC)	DeltaTFdiff

#### Note:

Output slew rate is verified by design and characterization, and may not be subject to production test.



Differential Output Slew Rate Definition

Fig. Differential Output Slew Rate Definition

**Table. Differential Output Slew Rate** 

Parameter	Symbol	DDR3	-1066	DDR3	Units	
i didilicioi	Cymbol	Min	Max	Min	Max	Omis
Differential Output Slew Rate	SRQdiff	5	10	5	10	V/ns


<sup>\*\*\*</sup>For Ron = RZQ/7 setting



## 6.4 Reference Load for AC Timing and Output Slew Rate

Figure represents the effective reference load of 25 ohms used in defining the relevant AC timing parameters of the device as well as output slew rate measurements.

It is not intended as a precise representation of any particular system environment or a depiction of the actual load presented by a production tester. System designers should use IBIS or other simulation tools to correlate the timing reference load to a system environment. Manufacturers correlate to their production test conditions, generally one or more coaxial transmission lines terminated at the tester electronics.



Reference Load for AC Timing and Output Slew Rate




## 7. Overshoot and Undershoot Specifications

## 7.1 Address and Control Overshoot and Undershoot Specifications

Table. AC Overshoot/Undershoot Specification for Address and Control Pins

Description	Specif	Specification			
Description	DDR3-1066	DDR3-1333			
Maximum peak amplitude allowed for	0.4V	0.4V			
overshoot area (see Figure)	0.40	0.40			
Maximum peak amplitude allowed for	0.4V	0.4V			
undershoot area (see Figure)	0.40	0.41			
Maximum overshoot area above VDD (See Figure)	0.5 V-ns	0.4 V-ns			
Maximum undershoot area below VSS (See Figure)	0.5 V-ns	0.4 V-ns			




Address and Control Overshoot and Undershoot Definition



## 7.2 Clock, Data, Strobe and Mask Overshoot and Undershoot Specifications

Table. AC Overshoot/Undershoot Specification for Clock, Data, Strobe and Mask

Description	Specif	Specification			
Description	DDR3-1066	DDR3-1333			
Maximum peak amplitude allowed for	0.4V	0.4V			
overshoot area (see Figure)	0.41	0.41			
Maximum peak amplitude allowed for	0.4V	0.4V			
undershoot area (see Figure)	0.41	0.41			
Maximum overshoot area above VDDQ (See Figure)	0.19 V-ns	0.15 V-ns			
Maximum undershoot area below VSSQ (See Figure)	0.19 V-ns	0.15 V-ns			



Clock, Data Strobe and Mask Overshoot and Undershoot Definition



## 7.3 34 ohm Output Driver DC Electrical Characteristics

A functional representation of the output buffer is shown in Figure . Output driver impedance RON is defined by the value of the external reference resistor RZQ as follows:

RON34 = RZQ / 7 (nominal 34.3 W ±10% with nominal RZQ = 240 W ± 1%)


The individual pull-up and pull-down resistors (RONPu and RONPd) are defined as follows:

$$RON_{Pu} = \frac{V_{DDQ} - V_{Out}}{|I_{Out}|}$$
 under the condition

under the condition that RONPd is turned off

$$RON_{Pd} = \frac{V_{Out}}{|I_{Out}|}$$

under the condition that RONPu is turned off



Output Driver: Definition of Voltages and Currents



# Output Driver DC Electrical Characteristics, assuming $R_{ZQ}$ = 240 $\Omega$ ; entire operating temperature range; after proper ZQ calibration

$RON_{Nom}$	Resistor	$V_{Out}$	min	nom	max	Unit	Notes
		$V_{OLdc} = 0.2 \times V_{DDQ}$	0.6	1.0	1.1	$R_{ZQ}/7$	1, 2, 3
	$RON_{34Pd}$	$V_{OMdc} = 0.5 \times V_{DDQ}$	0.9	1.0	1.1	$R_{ZQ}/7$	1, 2, 3
34 Ω		$V_{OHdc} = 0.8 \times V_{DDQ}$	0.9	1.0	1.4	$R_{ZQ}/7$	1, 2, 3
34 12		$V_{OLdc} = 0.2 \times V_{DDQ}$	0.9	1.0	1.4	R <sub>ZQ</sub> /7	1, 2, 3
	$RON_{34Pu}$	$V_{OMdc} = 0.5 \times V_{DDQ}$	0.9	1.0	1.1	R <sub>ZQ</sub> /7	1, 2, 3
		$V_{OHdc} = 0.8 \times V_{DDQ}$	0.6	1.0	1.1	R <sub>ZQ</sub> /7	1, 2, 3
Mismatch between pull-up and pull-down, $MM_{\rm PuPd}$		$V_{ m OMdc} \ 0.5  imes V_{ m DDQ}$	-10		+10	%	1, 2, 4

#### Notes:

- 1. The tolerance limits are specified after calibration with stable voltage and temperature. For the behavior of the tolerance limits if temperature or voltage changes after calibration, see following section on voltage and temperature sensitivity.
- 2. The tolerance limits are specified under the condition that VDDQ = VDD and that VSSQ = VSS.
- 3. Pull-down and pull-up output driver impedances are recommended to be calibrated at  $0.5 \times VDDQ$ . Other calibration schemes may be used to achieve the linearity spec shown above, e.g. calibration at  $0.2 \times VDDQ$  and  $0.8 \times VDDQ$ .
- 4. Measurement definition for mismatch between pull-up and pull-down, MMPuPd: Measure RONPu and RONPd, both at 0.5 x VDDQ:

$$MM_{PuPd} = \frac{RON_{Pu} - RON_{Pd}}{RON_{Nom}} x100$$

## 7.4 Output Driver Temperature and Voltage sensitivity

If temperature and/or voltage change after calibration, the tolerance limits widen according to Table and Table . DT = T - T (@calibration); DV= VDDQ - VDDQ (@calibration); VDD = VDDQ dRONdT and dRONdV are not subject to production test but are verified by design and characterization.

#### **Output Driver Sensitivity Definition**

	min	max	unit
RONPU@ V <sub>OHdc</sub>	$0.6$ - $dR_{ON}dTH^* \Delta T $ - $dR_{ON}dVH^* \Delta V $	1.1 + $dR_{ON}dTH^* \Delta T $ + $dR_{ON}dVH^* \Delta V $	RZQ/7
RON@ V <sub>OMdc</sub>	$0.9$ - $dR_{ON}dTM^* \Delta T $ - $dR_{ON}dVM^* \Delta V $	1.1 + $dR_{ON}dTM^* \Delta T $ + $dR_{ON}dVM^* \Delta V $	RZQ/7
RONPD@ V <sub>OLdc</sub>	$0.6$ - $dR_{ON}dTL^* \Delta T $ - $dR_{ON}dVL^* \Delta V $	$1.1 + dR_{ON}dTL^* \Delta T  + dR_{ON}dVL^* \Delta V $	RZQ/7

## **Output Driver Voltage and Temperature Sensitivity**

		-	
	min	max	unit
dR <sub>ON</sub> dTM	0	1.5	%/°C
dR <sub>ON</sub> dVM	0	0.15	%/mV
dR <sub>ON</sub> dTL	0	1.5	%/°C
dR <sub>ON</sub> dVL	0	TBD	%/mV



#### **Output Driver Voltage and Temperature Sensitivity**

	min	max	unit
dR <sub>ON</sub> dTH	0	1.5	%/°C
dR <sub>ON</sub> dVH	0	TBD	%/mV

These parameters may not be subject to production test. They are verified by design and characterization.

## 7.5 On-Die Termination (ODT) Levels and I-V Characteristics

#### 7.5.1 On-Die Termination (ODT) Levels and I-V Characteristics

On-Die Termination effective resistance RTT is defined by bits A9, A6 and A2 of the MR1 Register.


ODT is applied to the DQ, DM, DQS/DQS and TDQS/TDQS (x8 devices only) pins.

A functional representation of the on-die termination is shown in Figure . The individual pull-up and pull-down resistors (RTTPu and RTTPd) are defined as follows:

$$RTT_{Pu} = \frac{V_{DDQ} - V_{Out}}{|I_{Out}|}$$
 under the condition that RTTPd is turned off  $RTT_{Pd} = \frac{V_{Out}}{|I_{Out}|}$  under the condition that RTTPu is turned off

$$RTT_{Pd} = \frac{V_{Out}}{|I_{Out}|}$$
 under the condition that RTTPu is turned off

Chip in Termination Mode



On-Die Termination: Definition of Voltages and Currents

Rev. 0.1 /Aug 2008 28



## 7.5.2 ODT DC Electrical Characteristics

A below table provides an overview of the ODT DC electrical characteristics. The values for RTT60Pd120, RTT60Pu120, RTT120Pd240, RTT120Pd240, RTT120Pd240, RTT120Pd240, RTT120Pd240, RTT120Pd240, RTT20Pd40, RTT20Pd40, RTT20Pd40 are not specification requirements, but can be used as design guide lines:

ODT DC Electrical Characteristics, assuming  $R_{\rm ZQ}$  = 240  $\Omega$  +/- 1% entire operating temperature range; after proper ZQ calibration

MR1 A9, A6, A2	RTT	Resistor	V <sub>Out</sub>	min	nom	max	Unit	Notes		
			$V_{ m OLdc}$ $0.2  imes V_{ m DDQ}$	0.6	1.00	1.1	R <sub>ZQ</sub>	1) 2) 3) 4)		
		RTT <sub>120Pd240</sub>	$0.5 \times V_{\rm DDQ}$	0.9	1.00	1.1	$R_{ZQ}$	1) 2) 3) 4)		
			V <sub>OHdc</sub> 0.8 × V <sub>DDQ</sub>	0.9	1.00	1.4	R <sub>ZQ</sub>	1) 2) 3) 4)		
0, 1, 0	120 Ω		$V_{ m OLdc}$ $0.2  imes V_{ m DDQ}$	0.9	1.00	1.4	R <sub>ZQ</sub>	1) 2) 3) 4)		
		RTT <sub>120Pu240</sub>	$0.5 \times V_{\rm DDQ}$	0.9	1.00	1.1	$R_{\sf ZQ}$	1) 2) 3) 4)		
					V <sub>OHdc</sub> 0.8 × V <sub>DDQ</sub>	0.6	1.00	1.1	R <sub>ZQ</sub>	1) 2) 3) 4)
		RTT <sub>120</sub>	V <sub>IL(ac)</sub> to V <sub>IH(ac)</sub>	0.9	1.00	1.6	R <sub>ZQ</sub> /2	1) 2) 5)		
					$V_{ m OLdc}$ $0.2  imes V_{ m DDQ}$	0.6	1.00	1.1	R <sub>ZQ</sub> /2	1) 2) 3) 4)
		RTT <sub>60Pd120</sub>	$0.5 \times V_{\rm DDQ}$	0.9	1.00	1.1	R <sub>ZQ</sub> /2	1) 2) 3) 4)		
			$V_{\mathrm{OHdc}}$ $0.8 \times V_{\mathrm{DDQ}}$	0.9	1.00	1.4	R <sub>ZQ</sub> /2	1) 2) 3) 4)		
0, 0, 1	60 Ω		$V_{ m OLdc}$ $0.2  imes V_{ m DDQ}$	0.9	1.00	1.4	R <sub>ZQ</sub> /2	1) 2) 3) 4)		
		RTT <sub>60Pu120</sub>	$0.5 \times V_{\rm DDQ}$	0.9	1.00	1.1	R <sub>ZQ</sub> /2	1) 2) 3) 4)		
			V <sub>OHdc</sub> 0.8 × V <sub>DDQ</sub>	0.6	1.00	1.1	R <sub>ZQ</sub> /2	1) 2) 3) 4)		
		RTT <sub>60</sub>	$V_{\rm IL(ac)}$ to $V_{\rm IH(ac)}$	0.9	1.00	1.6	R <sub>ZQ</sub> /4	1) 2) 5)		



ODT DC Electrical Characteristics, assuming  $R_{\rm ZQ}$  = 240  $\Omega$  +/- 1% entire operating temperature range; after proper ZQ calibration

MR1 A9, A6, A2	RTT	Resistor	V <sub>Out</sub>	min	nom	max	Unit	Notes	
			$V_{ m OLdc} \ 0.2  imes V_{ m DDQ}$	0.6	1.00	1.1	R <sub>ZQ</sub> /3	1) 2) 3) 4)	
		RTT <sub>40Pd80</sub>	$0.5 \times V_{\rm DDQ}$	0.9	1.00	1.1	R <sub>ZQ</sub> /3	1) 2) 3) 4)	
			$V_{ m OHdc} \ 0.8  imes V_{ m DDQ}$	0.9	1.00	1.4	R <sub>ZQ</sub> /3	1) 2) 3) 4)	
0, 1, 1	40 Ω		$V_{ m OLdc} \ 0.2  imes V_{ m DDQ}$	0.9	1.00	1.4	R <sub>ZQ</sub> /3	1) 2) 3) 4)	
		<i>RTT</i> <sub>40Pu80</sub>	$0.5 \times V_{\rm DDQ}$	0.9	1.00	1.1	R <sub>ZQ</sub> /3	1) 2) 3) 4)	
			$V_{\mathrm{OHdc}}$ $0.8 \times V_{\mathrm{DDQ}}$	0.6	1.00	1.1	R <sub>ZQ</sub> /3	1) 2) 3) 4)	
		RTT <sub>40</sub>	$V_{\rm IL(ac)}$ to $V_{\rm IH(ac)}$	0.9	1.00	1.6	R <sub>ZQ</sub> /6	1) 2) 5)	
			$V_{ m OLdc} \ 0.2  imes V_{ m DDQ}$	0.6	1.00	1.1	R <sub>ZQ</sub> /4	1) 2) 3) 4)	
		RTT <sub>30Pd60</sub>	$0.5 \times V_{\rm DDQ}$	0.9	1.00	1.1	R <sub>ZQ</sub> /4	1) 2) 3) 4)	
			$V_{\mathrm{OHdc}} = 0.8 \times V_{\mathrm{DDQ}}$	0.9	1.00	1.4	R <sub>ZQ</sub> /4	1) 2) 3) 4)	
1, 0, 1	30 Ω	30 Ω	$V_{ m OLdc} \ 0.2  imes V_{ m DDQ}$	0.9	1.00	1.4	R <sub>ZQ</sub> /4	1) 2) 3) 4)	
			<i>RTT</i> <sub>30Pu60</sub>	$0.5 \times V_{\rm DDQ}$	0.9	1.00	1.1	R <sub>ZQ</sub> /4	1) 2) 3) 4)
					$V_{ m OHdc} \ 0.8  imes V_{ m DDQ}$	0.6	1.00	1.1	R <sub>ZQ</sub> /4
		RTT <sub>30</sub>	V <sub>IL(ac)</sub> to V <sub>IH(ac)</sub>	0.9	1.00	1.6	R <sub>ZQ</sub> /8	1) 2) 5)	
			$V_{ m OLdc} \ 0.2  imes V_{ m DDQ}$	0.6	1.00	1.1	R <sub>ZQ</sub> /6	1) 2) 3) 4)	
		RTT <sub>20Pd40</sub>	$0.5 \times V_{\rm DDQ}$	0.9	1.00	1.1	R <sub>ZQ</sub> /6	1) 2) 3) 4)	
			$V_{\mathrm{OHdc}}$ $0.8 \times V_{\mathrm{DDQ}}$	0.9	1.00	1.4	R <sub>ZQ</sub> /6	1) 2) 3) 4)	
1, 0, 0	20 Ω		$V_{\mathrm{OLdc}} = 0.2 \times V_{\mathrm{DDQ}}$	0.9	1.00	1.4	R <sub>ZQ</sub> /6	1) 2) 3) 4)	
		RTT <sub>20Pu40</sub>	$0.5 \times V_{\rm DDQ}$	0.9	1.00	1.1	R <sub>ZQ</sub> /6	1) 2) 3) 4)	
			$V_{\mathrm{OHdc}}$ $0.8 \times V_{\mathrm{DDQ}}$	0.6	1.00	1.1	R <sub>ZQ</sub> /6	1) 2) 3) 4)	
		RTT <sub>20</sub>	$V_{\rm IL(ac)}$ to $V_{\rm IH(ac)}$	0.9	1.00	1.6	R <sub>ZQ</sub> /12	1) 2) 5)	
De	viation of $V_{\rm N}$	<sub>A</sub> w.r.t. V <sub>DDQ</sub> /2, D	V <sub>M</sub>	-5		+5	%	1) 2) 5) 6)	

The tolerance limits are specified after calibration with stable voltage and temperature. For the behavior of the tolerance limits if temperature or voltage changes after calibration, see following section on voltage and temperature sensitivity. The tolerance limits are specified under the condition that VDDQ = VDD and that VSSQ = VSS.

Pull-down and pull-up ODT resistors are recommended to be calibrated at 0.5 x VDDQ. Other calibration schemes may be used to achieve the linearity spec shown above, e.g. calibration at 0.2 x VDDQ and 0.8 x VDDQ.

Not a specification requirement, but a design guide line.

Measurement definition for RTT:



Apply VIH (ac) to pin under test and measure current I(VIH (ac)), then apply VIL (ac) to pin under test and measure current I(VIL (ac)) respectively.

$$RTT = \frac{VIH(ac) - VIL(ac)}{I(VIH(ac)) - I(VIL(ac))}$$

Measurement definition for VM and DVM:

Measure voltage (VM) at test pin (midpoint) with no load:

$$\Delta V_{M} = \left(\frac{2 \cdot V_{M}}{V_{DDQ}} - 1\right) \cdot 100$$

#### 7.5.3 ODT Temperature and Voltage sensitivity

If temperature and/or voltage change after calibration, the tolerance limits widen according to Table and Table .

DT = T - T (@calibration); DV = VDDQ - VDDQ (@calibration); VDD = VDDQ

## **ODT Sensitivity Definition**

	min	max	unit
RTT	0.9 - $dR_{TT}dT^* \Delta T $ - $dR_{TT}dV^* \Delta V $	1.6 + $dR_{TT}dT^* \Delta T $ + $dR_{TT}dV^* \Delta V $	RZQ/2,4,6,8,12

## **ODT Voltage and Temperature Sensitivity**

	min	max	unit
dR <sub>TT</sub> dT	0	1.5	%/°C
dR <sub>TT</sub> dV	0	0.15	%/mV


These parameters may not be subject to production test. They are verified by design and characterization



## 7.6 ODT Timing Definitions

## 7.6.1 Test Load for ODT Timings

Different than for timing measurements, the reference load for ODT timings is defined in Figure .



## 7.6.2 ODT Timing Reference Load

## **ODT Timing Definitions**

Definitions for tAON, tAONPD, tAOF, tAOFPD and tADC are provided in the table and subsequent figures. Measurement reference settings are provided in the table.


## **ODT Timing Definitions**

Symbol	Begin Point Definition	End Point Definition	Figure
t <sub>AON</sub>	Rising edge of CK - CK defined by the end point of ODTLon	Extrapolated point at VSSQ	Figure
t <sub>AONPD</sub>	Rising edge of CK - CK with ODT being first registered high	Extrapolated point at VSSQ	Figure
t <sub>AOF</sub>	Rising edge of CK - CK defined by the end point of ODTLoff	End point: Extrapolated point at VRTT_Nom	Figure
t <sub>AOFPD</sub>	Rising edge of CK - CK with ODT being first registered low	End point: Extrapolated point at VRTT_Nom	Figure
t <sub>ADC</sub>	Rising edge of CK - CK defined by the end point of ODTLcnw, ODTLcwn4 or ODTLcwn8	End point: Extrapolated point at VRTT_Wr and VRTT_Nom respectively	Figure


## **Reference Settings for ODT Timing Measurements**

Measured Parameter	RTT_Nom Setting	RTT_Wr Setting	V <sub>SW1</sub> [V]	V <sub>SW2</sub> [V]	Note
<sup>t</sup> AON	$R_{ZQ}/4$	NA	0.05	0.10	
	R <sub>ZQ</sub> /12	NA	0.10	0.20	
<sup>t</sup> AONPD	R <sub>ZQ</sub> /4	NA	0.05	0.10	
	R <sub>ZQ</sub> /12	NA	0.10	0.20	
<sup>t</sup> AOF	R <sub>ZQ</sub> /4	NA	0.05	0.10	
	R <sub>ZQ</sub> /12	NA	0.10	0.20	
<sup>t</sup> AOFPD	R <sub>ZQ</sub> /4	NA	0.05	0.10	
	R <sub>ZQ</sub> /12	NA	0.10	0.20	
t <sub>ADC</sub>	R <sub>ZQ</sub> /12	R <sub>ZQ</sub> /2	0.20	0.30	






## **Definition of tAON**




**Definition of tAONPD** 






**Definition of tAOF** 



**Definition of tAOFPD** 



**Definition of tADC** 



## 8. IDD and IDDQ Specification Parameters and Test Conditions

#### 8.1 IDD and IDDQ Measurement Conditions

In this chapter, IDD and IDDQ measurement conditions such as test load and patterns are defined. Figure 1 shows the setup and test load for IDD and IDDQ measurements.

- IDD currents (such as IDD0, IDD1, IDD2N, IDD2NT, IDD2P0, IDD2P1, IDD2Q, IDD3N, IDD3P, IDD4R, IDD4W, IDD5B, IDD6, IDD6ET, IDD6TC and IDD7) are measured as time-averaged currents with all VDD balls of the DDR3 SDRAM under test tied together. Any IDDQ current is not included in IDD currents.
- IDDQ currents (such as IDDQ2NT and IDDQ4R) are measured as time-averaged currents with all VDDQ balls of the DDR3 SDRAM under test tied together. Any IDD current is not included in IDDQ currents.
   Attention: IDDQ values cannot be directly used to calculate IO power of the DDR3 SDRAM. They can be used to support correlation of simulated IO power to actual IO power as outlined in Figure 2. In DRAM module application, IDDQ cannot be measured separately since VDD and VDDQ are using one merged-power layer in Module PCB.

For IDD and IDDQ measurements, the following definitions apply:

- "0" and "LOW" is defined as VIN <= V<sub>ILAC(max)</sub>
- "1" and "HIGH" is defined as VIN >= V<sub>IHAC(max)</sub>.
- "FLOATING" is defined as inputs are VREF VDD/2.
- Timing used for IDD and IDDQ Measurement-Loop Patterns are provided in Table 1 on Page 38.
- Basic IDD and IDDQ Measurement Conditions are described in Table 2 on page 38.
- Detailed IDD and IDDQ Measurement-Loop Patterns are described in Table 3 on page 41 through Table 10 on page 46.
- IDD Measurements are done after properly initializing the DDR3 SDRAM. This includes but is not limited to setting RON = RZQ/7 (34 Ohm in MR1);

Qoff =  $0_B$  (Output Buffer enabled in MR1);

RTT\_Nom = RZQ/6 (40 Ohm in MR1);

 $RTT_Wr = RZQ/2$  (120 Ohm in MR2);

TDQS Feature disabled in MR1

- Attention: The IDD and IDDQ Measurement-Loop Patterns need to be executed at least one time before actual IDD or IDDQ measurement is started.
- Define D = {CS, RAS, CAS, WE}:= {HIGH, LOW, LOW, LOW}
- Define  $\overline{D} = {\overline{CS}, \overline{RAS}, \overline{CAS}, \overline{WE}} := {HIGH, HIGH, HIGH}$




Figure 1 - Measurement Setup and Test Load for IDD and IDDQ (optional) Measurements [Note: DIMM level Output test load condition may be different from above]




Figure 2 - Correlation from simulated Channel IO Power to actual Channel IO Power supported by IDDQ Measurement



Table 1 -Timings used for IDD and IDDQ Measurement-Loop Patterns

C	nh al	DDR3-1066	DDR3-1333	l lmi4
Syn	nbol	7-7-7	9-9-9	Unit
t <sub>CK</sub>		1.875	1.5	ns
CL		7	9	nCK
n <sub>RCD</sub>		7	9	nCK
n <sub>RC</sub>		27	33	nCK
n <sub>RAS</sub>		20	24	nCK
n <sub>RP</sub>		7	9	nCK
n	x4/x8	20	20	nCK
$n_{FAW}$	x16	27	30	nCK
	x4/x8	4	4	nCK
$n_{RRD}$	x16	6	5	nCK
n <sub>RFC</sub> -	512Mb	48	60	nCK
n <sub>RFC</sub> -		59	74	nCK
n <sub>RFC</sub> -		86	107	nCK
n <sub>RFC</sub> -	4 Gb	160	200	nCK
n <sub>RFC</sub> -	8 Gb	187	234	nCK

Table 2 -Basic IDD and IDDQ Measurement Conditions

Symbol	Description
	Operating One Bank Active-Precharge Current
	CKE: High; External clock: On; tCK, nRC, nRAS, CL: see Table 1 on page 38; BL: 8 <sup>a)</sup> ; AL: 0; $\overline{\text{CS}}$ : High between
<i>I</i>	ACT and PRE; Command, Address, Bank Address Inputs: partially toggling according to Table 3 on page 41;
$I_{\mathrm{DD0}}$	Data IO: FLOATING; DM: stable at 0; Bank Activity: Cycling with one bank active at a time: 0,0,1,1,2,2, (see
	Table 3 on page 41); Output Buffer and RTT: Enabled in Mode Registers <sup>b)</sup> ; ODT Signal: stable at 0; Pattern
	Details: see Table 3 on page 41
	Operating One Bank Active-Precharge Current
	CKE: High; External clock: On; tCK, nRC, nRAS, nRCD, CL: see Table 1 on page 38 BL: 8 <sup>a)</sup> ; AL: 0; CS: High
$I_{\mathrm{DD1}}$	between ACT, RD and PRE; Command, Address; Bank Address Inputs, Data IO: partially toggling according to
*UU1	Table 4 on page 42; DM: stable at 0; Bank Activity: Cycling with on bank active at a time: 0,0,1,1,2,2, (see
	Table 4 on page 42); Output Buffer and RTT: Enabled in Mode Registers <sup>b)</sup> ; ODT Signal: stable at 0; Pattern
	Details: see Table 4 page 42
	Precharge Stanby Current
	CKE: High; External clock: On; tCK, CL: see Table 1 on page 38; BL: 8 <sup>a)</sup> ; AL: 0; <del>CS</del> : stable at 1; Command,
$I_{DD2N}$	Address, Bank Address Inputs: partially toggling according to Table 5 on page 43; Data IO: FLOATING; DM:
	stable at 0; Bank Activity: all banks closed; Output Buffer and RTT: Enabled in Mode Registers <sup>b)</sup> ; ODT Signal:
	stable at 0; Pattern Details: see Table 5 on page 43



	Precharge Stanby ODT Current
	CKE: High; External clock: On; tCK, CL: see Table 1 on page 38; BL: 8 <sup>a)</sup> ; AL: 0; <del>CS</del> : stable at 1; Command,
I <sub>DD2NT</sub>	Address, Bank Address Inputs: partially toggling according to Table 6 on page 43; Data IO: FLOATING; DM:
	stable at 0; Bank Activity: all banks closed; Output Buffer and RTT: Enabled in Mode Registers <sup>b)</sup> ; ODT Signal:
	toggling according to Table 6 on page 43; Pattern Details: see Table 6 on page 43
$I_{DDQ2NT}$	Precharge Stanby ODT IDDQ Current
(optional)	Same definition like for IDD2NT, however measuring IDDQ current instead of IDD current
	Precharge Power-Down Current Slow Exit
	CKE: Low; External clock: On; tCK, CL: see Table 1 on page 38; BL: 8 <sup>a)</sup> ; AL: 0; $\overline{\text{CS}}$ : stable at 1; Command,
$I_{DD2P0}$	Address, Bank Address Inputs: stable at 0; Data IO: FLOATING; DM: stable at 0; Bank Activity: all banks
	closed; Output Buffer and RTT: Enabled in Mode Registers <sup>b)</sup> ; ODT Signal: stable at 0; Precharge Power Down
	Mode: Slow Exit <sup>c)</sup>
	Precharge Power-Down Current Fast Exit
	CKE: Low; External clock: On; tCK, CL: see Table 1 on page 38; BL: 8 <sup>a)</sup> ; AL: 0; <del>CS</del> : stable at 1; Command,
I <sub>DD2P1</sub>	Address, Bank Address Inputs: stable at 0; Data IO: FLOATING; DM: stable at 0; Bank Activity: all banks
	closed; Output Buffer and RTT: Enabled in Mode Registers <sup>b)</sup> ; ODT Signal: stable at 0; Precharge Power Down
	Mode: Fast Exit <sup>c)</sup>
	Precharge Quiet Stanby Current
7	CKE: High; External clock: On; tCK, CL: see Table 1 on page 38; BL: 8 <sup>a)</sup> ; AL: 0; <del>CS</del> : stable at 1; Command,
$I_{DD2Q}$	Address, Bank Address Inputs: stable at 0; Data IO: FLOATING; DM: stable at 0; Bank Activity: all banks
	closed; Output Buffer and RTT: Enabled in Mode Registers <sup>b)</sup> ; ODT Signal: stable at 0
	Active Stanby Current
	CKE: High; External clock: On; tCK, CL: see Table 1 on page 38; BL: 8 <sup>a)</sup> ; AL: 0; <del>CS</del> : stable at 1; Command,
I <sub>DD3N</sub>	Address, Bank Address Inputs: partially toggling according to Table 5 on page 43; Data IO: FLOATING; DM:
	stable at 0; Bank Activity: all banks open; Output Buffer and RTT: Enabled in Mode Registers <sup>b)</sup> ; ODT Signal:
	stable at 0; Pattern Details: see Table 5 on page 43
	Active Power-Down Current
I <sub>DD3P</sub>	CKE: Low; External clock: On; tCK, CL: see Table 1 on page 38; BL: 8 <sup>a)</sup> ; AL: 0; $\overline{\text{CS}}$ : stable at 1; Command,
- DD3P	Address, Bank Address Inputs: stable at 0; Data IO: FLOATING; DM: stable at 0; Bank Activity: all banks open;
	Output Buffer and RTT: Enabled in Mode Registers <sup>b)</sup> ; ODT Signal: stable at 0
$I_{\mathrm{DDQ4R}}$	Operating Burst Read IDDQ Current
(optional)	Same definition like for IDD4R, however measuring IDDQ current instead of IDD current



	Operating Burst Read Current
	CKE: High; External clock: On; tCK, CL: see Table 1 on page 38; BL: 8 <sup>a)</sup> ; AL: 0; $\overline{\text{CS}}$ : High between RD; Com-
	mand, Address, Bank Address Inputs: partially toggling according to Table 7 on page 44; Data IO: seamless
$I_{DD4R}$	read data burst with different data between one burst and the next one according to Table 7 on page 44; DM:
	stable at 0; Bank Activity: all banks open, RD commands cycling through banks: 0,0,1,1,2,2,(see Table 7 on
	page 44); Output Buffer and RTT: Enabled in Mode Registers <sup>b)</sup> ; ODT Signal: stable at 0; Pattern Details: see
	Table 7 on page 44
	Operating Burst Write Current
	CKE: High; External clock: On; tCK, CL: see Table 1 on page 38; BL: 8 <sup>a)</sup> ; AL: 0; CS: High between WR; Com-
	mand, Address, Bank Address Inputs: partially toggling according to Table 8 on page 44; Data IO: seamless
$I_{DD4W}$	read data burst with different data between one burst and the next one according to Table 8 on page 44; DM:
	stable at 0; Bank Activity: all banks open, WR commands cycling through banks: 0,0,1,1,2,2,(see Table 8 on
	page 44); Output Buffer and RTT: Enabled in Mode Registers <sup>b)</sup> ; ODT Signal: stable at HIGH; Pattern Details:
	see Table 8 on page 44
	Burst Refresh Current
	CKE: High; External clock: On; tCK, CL, nRFC: see Table 1 on page 38; BL: 8 <sup>a)</sup> ; AL: 0; CS: High between REF;
$I_{DD5B}$	Command, Address, Bank Address Inputs: partially toggling according to Table 9 on page 45; Data IO: FLOAT-
	ING; DM: stable at 0; Bank Activity: REF command every nREF (see Table 9 on page 45); Output Buffer and
	RTT: Enabled in Mode Registers <sup>b)</sup> ; ODT Signal: stable at 0; Pattern Details: see Table 9 on page 45
	Self-Refresh Current: Normal Temperature Range
	T <sub>CASE</sub> : 0 - 85 °C; Auto Self-Refresh (ASR): Disabled <sup>d)</sup> ;Self-Refresh Temperature Range (SRT): Normal <sup>e)</sup> ;
$I_{DD6}$	CKE: Low; External clock: Off; CK and $\overline{\text{CK}}$ : LOW; CL: see Table 1 on page 38; BL: $8^{\text{a}}$ ; AL: 0; $\overline{\text{CS}}$ , Command,
	Address, Bank Address Inputs, Data IO: FLOATING; DM: stable at 0; Bank Activity: Self-Refresh operation;
	Output Buffer and RTT: Enabled in Mode Registers <sup>b)</sup> ; ODT Signal: FLOATING
	Self-Refresh Current: Extended Temperature Range (optional) <sup>f)</sup>
	T <sub>CASE</sub> : 0 - 95 °C; Auto Self-Refresh (ASR): Disabled <sup>d)</sup> ;Self-Refresh Temperature Range (SRT): Extended <sup>e)</sup> ;
$I_{DD6ET}$	CKE: Low; External clock: Off; CK and $\overline{\text{CK}}$ : LOW; CL: see Table 1 on page 38; BL: 8 <sup>a)</sup> ; AL: 0; $\overline{\text{CS}}$ , Command,
	Address, Bank Address Inputs, Data IO: FLOATING; DM: stable at 0; Bank Activity: Extended Temperature
	Self-Refresh operation; Output Buffer and RTT: Enabled in Mode Registers <sup>b)</sup> ; ODT Signal: FLOATING
	Auto Self-Refresh Current (optional) <sup>f)</sup>
	T <sub>CASE</sub> : 0 - 95 °C; Auto Self-Refresh (ASR): Enabled <sup>d)</sup> ; Self-Refresh Temperature Range (SRT): Normal <sup>e)</sup> ; CKE:
I <sub>DD6TC</sub>	Low; External clock: Off; CK and $\overline{\text{CK}}$ : LOW; CL: see Table 1 on page 38; BL: $8^{\text{a}}$ ; AL: 0; $\overline{\text{CS}}$ , Command,
	Address, Bank Address Inputs, Data IO: FLOATING; DM: stable at 0; Bank Activity: Auto Self-Refresh opera-
	tion; Output Buffer and RTT: Enabled in Mode Registers <sup>b)</sup> ; ODT Signal: FLOATING



 $I_{\rm DD7}$ 

Operating Bank Interleave Read Current

CKE: High; External clock: On; tCK, nRC, nRAS, nRCD, NRRD, nFAW, CL: see Table 1 on page 38; BL: 8<sup>a</sup>); AL: CL-1; CS: High between ACT and RDA; Command, Address, Bank Address Inputs: partially toggling according to Table 10 on page 46; Data IO: read data burst with different data between one burst and the next one according to Table 10 on page 46; DM: stable at 0; Bank Activity: two times interleaved cycling through banks (0, 1,...7) with different addressing, wee Table 10 on page 46; Output Buffer and RTT: Enabled in Mode Registers<sup>b)</sup>; ODT Signal: stable at 0; Pattern Details: see Table 10 on page 46

- a) Burst Length: BL8 fixed by MRS: set MR0 A[1,0]=00B
- b) Output Buffer Enable: set MR1 A[12] = 0B; set MR1 A[5,1] = 01B; RTT\_Nom enable: set MR1 A[9,6,2] = 011B; RTT\_Wr enable: set MR2 A[10,9] = 10B
- c) Precharge Power Down Mode: set MR0 A12=0B for Slow Exit or MR0 A12 = 1B for Fast Exit

- d) Auto Self-Refresh (ASR): set MR2 A6 = 0B to disable or 1B to enable feature
  e) Self-Refresh Temperature Range (SRT): set MR2 A7 = 0B for normal or 1B for extended temperature range
  f) Refer to DRAM supplier data sheet and/or DIMM SPD to determine if optional features or requirements are supported by DDR3 SDRAM device

Table 3 - IDD0 Measurement-Loop Patterna)

CK, CK	CKE	Sub-Loop	Cycle	Command	SS	RAS	CAS	WE	ODT	BA[2:0]	A[15:11]	A[10]	A[9:7]	A[6:3]	A[2:0]	Data <sup>b)</sup>
		0	0	ACT	0	0	1	1	0	0	00	0	0	0	0	-
			1,2	D, D	1	0	0	0	0	0	00	0	0	0	0	-
			3,4	$\overline{D}$ , $\overline{D}$	1	1	1	1	0	0	00	0	0	0	0	-
				repeat	patte	n 1	4 until	nRAS	3 - 1, t	runcat	te if ne	ecess	ary			
			nRAS	PRE	0	0	1	0	0	0	00	0	0	0	0	-
				repeat	patte	n 1	4 until	nRC	- 1, tru	ıncate	if ned	essa	ry			
			1*nRC+0	ACT	0	0	1	1	0	00	00	0	0	F	0	-
g	ligh			repeat	patte	n 1	4 until	1*nR	C + nF	RAS -	1, trui	ncate	if nece	essary		
toggling	Static High		1*nRC+nRAS	PRE	0	0	1	0	0	0	00	0	0	F	0	-
\$	Sta			repeat	patte	n 1	4 until	2*nR	C - 1,	trunca	ite if n	ecess	sary			
		1	2*nRC	repeat	Sub-L	_oop (	), use	BA[2:	0] = 1	instea	ad					
		2	4*nRC	repeat	Sub-L	_oop (	), use	BA[2:	0] = 2	instea	ad					
		3	6*nRC	repeat	Sub-L	_oop (	), use	BA[2:	0] = 3	instea	ad					
		4	8*nRC	repeat	Sub-L	oop (	), use	BA[2:	0] = 4	instea	ad					
		5	10*nRC	repeat	Sub-L	oop (	), use	BA[2:	0] = 5	instea	ad					
		6	12*nRC	repeat	Sub-L	oop (	), use	BA[2:	0] = 6	instea	ad					
		7	14*nRC	repeat	Sub-L	_oop (	), use	BA[2:	0] = 7	instea	ad					

- a) DM must be driven LOW all the time. DQS, DQS are FLOATING.
- b) DQ signals are FLOATING.

Rev. 0.1 / Aug 2008 41



Table 4 - IDD1 Measurement-Loop Patterna)

CK, CK	CKE	Sub-Loop	Cycle	Command	SS	RAS	CAS	WE	ООТ	BA[2:0]	A[15:11]	A[10]	A[9:7]	A[6:3]	A[2:0]	Data <sup>b)</sup>
		0	0	ACT	0	0	1	1	0	0	00	0	0	0	0	-
			1,2	D, D	1	0	0	0	0	0	00	0	0	0	0	-
			3,4	D, D	1	1	1	1	0	0	00	0	0	0	0	-
				repeat	patter	rn 1	4 until	nRC	) - 1, t	runcat	te if ne	cessa	ary			
			nRCD	RD	0	1	0	1	0	0	00	0	0	0	0	00000000
				repeat	patter	n 1	4 until	nRAS	3 - 1, t	runcat	e if ne	cessa	ary			
			nRAS	PRE	0	0	1	0	0	0	00	0	0	0	0	-
				repeat	patter	rn 1	4 until	nRC	- 1, tru	incate	if nec	essar	y			
			1*nRC+0	ACT	0	0	1	1	0	0	00	0	0	F	0	-
	_		1*nRC+1,2	D, D	1	0	0	0	0	0	00	0	0	F	0	-
ng	Static High		1*nRC+3,4	D, D	1	1	1	1	0	0	00	0	0	F	0	-
toggling	tic F			repeat	patter	n nR(	C + 1,	4 un	til nR0	C + nR	CE - 1	I, trur	icate i	f nece	ssary	
<b>Q</b>	Sta		1*nRC+nRCD	RD	0	1	0	1	0	0	00	0	0	F	0	00110011
				repeat	patter	n nR(	C + 1,	4 un	til nR0	C + nR	AS - 1	l, trun	cate i	f neces	ssary	
			1*nRC+nRAS	PRE	0	0	1	0	0	0	00	0	0	F	0	-
				repeat	patter	n nR(	C + 1,	4 un	til *2 r	RC -	1, trun	cate i	f nece	ssary		
		1	2*nRC	repeat	Sub-L	oop (	), use	BA[2:	0] = 1	instea	ıd					
		2	4*nRC	repeat	Sub-L	oop (	), use	BA[2:	0] = 2	instea	ıd					
		3	6*nRC	repeat	Sub-L	_oop (	), use	BA[2:	0] = 3	instea	ıd					
		4	8*nRC	repeat	Sub-L	_oop (	), use	BA[2:	0] = 4	instea	ıd					
		5	10*nRC	repeat	Sub-L	oop (	), use	BA[2:	0] = 5	instea	ıd					
		6	12*nRC	repeat	Sub-L	oop (	), use	BA[2:	0] = 6	instea	ıd					
		7	14*nRC	repeat	Sub-L	oop (	), use	BA[2:	0] = 7	instea	ıd					

Rev. 0.1 /Aug 2008 42

a) DM must be driven LOW all the time. DQS,  $\overline{DQS}$  are used according to RD Commands, otherwise FLOATING. b) Burst Sequence driven on each DQ signal by Read Command. Outside burst operation, DQ signals are FLOATING.



Table 5 - IDD2N and IDD3N Measurement-Loop Patterna)

CK, CK	CKE	Sub-Loop	Cycle	Command	<u>S3</u>	RAS	CAS	WE	ODT	BA[2:0]	A[15:11]	A[10]	A[9:7]	A[6:3]	A[2:0]	Data <sup>b)</sup>
		0	0	D	1	0	0	0	0	0	0	0	0	0	0	-
			1	D	1	0	0	0	0	0	0	0	0	0	0	-
			2	D	1	1	1	1	0	0	0	0	0	F	0	-
			3	D	1	1	1	1	0	0	0	0	0	F	0	-
Б	High	1	4-7	repeat	Sub-I	oop (	), use	BA[2:0	)] = 1 i	nstea	d	•	•	•		
toggling	tic F	2	8-11	repeat	Sub-L	oop (	), use	BA[2:0	)] = 2 i	nstea	d					
\$	Static	3	12-15	repeat	Sub-L	oop (	), use	BA[2:0	)] = 3 i	nstea	d					
		4	16-19	repeat	Sub-L	oop (	), use	BA[2:0	)] = 4 i	nstea	d					
		5	20-23	repeat	Sub-L	oop (	), use	BA[2:0	)] = 5 i	nstea	d					
		6	24-17	repeat	Sub-L	oop (	), use	BA[2:0	)] = 6 i	nstea	d					
		7	28-31	repeat	Sub-L	.oop (	), use	BA[2:0	)] = 7 i	nstea	d					

a) DM must be driven LOW all the time. DQS,  $\overline{\rm DQS}$  are FLOATING.

Table 6 - IDD2NT and IDDQ2NT Measurement-Loop Patterna)

CK, CK	CKE	Sub-Loop	Cycle	Command	<u>SS</u>	RAS	CAS	WE	ТДО	BA[2:0]	A[15:11]	A[10]	A[9:7]	A[6:3]	A[2:0]	Data <sup>b)</sup>
		0	0	D	1	0	0	0	0	0	0	0	0	0	0	-
			1	D	1	0	0	0	0	0	0	0	0	0	0	-
			2	D	1	1	1	1	0	0	0	0	0	F	0	-
			3	D	1	1	1	1	0	0	0	0	0	F	0	00000000
бL	High	1	4-7	repeat	Sub-I	oop (	), but (	ODT =	0 and	BA[2	2:0] = 1		•	•		
toggling	tic F	2	8-11	repeat	Sub-L	oop (	), but (	ODT =	= 1 and	BA[2	2:0] = 2	)				
\$	Static	3	12-15	repeat	Sub-L	_oop (	), but (	ODT =	= 1 and	BA[2	2:0] = 3	3				
		4	16-19	repeat	Sub-L	oop (	), but (	ODT =	0 and	BA[2	2:0] = 4	ļ.				
		5	20-23	repeat	Sub-L	oop (	), but (	ODT =	0 and	BA[2	2:0] = 5	;				
		6	24-17	repeat	Sub-L	oop (	), but (	ODT =	1 and	BA[2	2:0] = 6	5				
		7	28-31	repeat	Sub-L	oop (	), but (	ODT =	= 1 and	BA[2	2:0] = 7	,				

a) DM must be driven LOW all the time. DQS,  $\overline{\rm DQS}$  are FLOATING.

b) DQ signals are FLOATING.

b) DQ signals are FLOATING.



Table 7 - IDD4R and IDDQ24RMeasurement-Loop Patterna)

CK, CK	CKE	Sub-Loop	Cycle	Command	<u> SS</u>	RAS	CAS	WE	ТДО	BA[2:0]	A[15:11]	A[10]	A[9:7]	A[6:3]	A[2:0]	Data <sup>b)</sup>
		0	0	RD	0	1	0	1	0	0	00	0	0	0	0	00000000
			1	D	1	0	0	0	0	0	00	0	0	0	0	-
			2,3	$\overline{D},\overline{D}$	1	1	1	1	0	0	00	0	0	0	0	-
			4	RD	0	1	0	1	0	0	00	0	0	F	0	00110011
			5	D	1	0	0	0	0	0	00	0	0	F	0	-
g	High		6,7	$\overline{D},\overline{D}$	1	1	1	1	0	0	00	0	0	F	0	-
toggling	tic F	1	8-15	repeat	Sub-l	_oop (	), but	BA[2:0	)] = 1							
\$	Static	2	16-23	repeat	Sub-L	_oop (	), but	BA[2:0	0] = 2							
		3	24-31	repeat	Sub-L	oop (	), but	BA[2:0	0] = 3							
		4	32-39	repeat	Sub-L	oop (	), but	BA[2:0	0] = 4							
		5	40-47	repeat	Sub-L	oop (	), but	BA[2:0	)] = 5							
		6	48-55	repeat	Sub-L	oop (	), but	BA[2:0	0] = 6							
		7	56-63	repeat	Sub-L	_oop (	), but	BA[2:0	)] = 7							

a) DM must be driven LOW all the time. DQS,  $\overline{DQS}$  are used according to RD Commands, otherwise FLOATING.

Table 8 - IDD4W Measurement-Loop Patterna)

CK, CK	CKE	Sub-Loop	Cycle	Command	ုဒ္ပ	RAS	CAS	WE	DDT	BA[2:0]	A[15:11]	A[10]	A[9:7]	A[6:3]	A[2:0]	Data <sup>b)</sup>
		0	0	WR	0	1	0	0	1	0	00	0	0	0	0	00000000
			1	D	1	0	0	0	1	0	00	0	0	0	0	-
			2,3	$\overline{D},\overline{D}$	1	1	1	1	1	0	00	0	0	0	0	-
			4	WR	0	1	0	0	1	0	00	0	0	F	0	00110011
			5	D	1	0	0	0	1	0	00	0	0	F	0	-
Б	High		6,7	$\overline{D},\overline{D}$	1	1	1	1	1	0	00	0	0	F	0	-
toggling	tic F	1	8-15	repeat	Sub-I	oop (	), but l	BA[2:0	)] = 1			•	•	•		
\$	Static	2	16-23	repeat	Sub-L	oop (	), but l	BA[2:0	0] = 2							
		3	24-31	repeat	Sub-L	oop (	), but l	BA[2:0	0] = 3							
		4	32-39	repeat	Sub-L	oop (	), but l	BA[2:0	0] = 4							
		5	40-47	repeat	Sub-L	oop (	), but l	BA[2:0	0] = 5							
		6	48-55	repeat	Sub-L	oop (	), but l	BA[2:0	0] = 6							
		7	56-63	repeat	Sub-L	oop (	), but l	BA[2:0	0] = 7							

a) DM must be driven LOW all the time. DQS, DQS are used according to WR Commands, otherwise FLOATING.

b) Burst Sequence driven on each DQ signal by Read Command. Outside burst operation, DQ signals are FLOATING.

b) Burst Sequence driven on each DQ signal by Write Command. Outside burst operation, DQ signals are FLOATING.



Table 9 - IDD5B Measurement-Loop Patterna)

CK, CK	CKE	Sub-Loop	Cycle	Command	<u>SS</u>	RAS	CAS	WE	TGO	BA[2:0]	A[15:11]	A[10]	A[9:7]	A[6:3]	A[2:0]	Data <sup>b)</sup>
		0	0	REF	0	0	0	1	0	0	0	0	0	0	0	-
		1	1.2	D, D	1	0	0	0	0	0	00	0	0	0	0	-
			3,4	D, D	1	1	1	1	0	0	00	0	0	F	0	-
			58	repeat	cycles	s 14	, but E	3A[2:0	] = 1	•	•		•	•		
g	High		912	repeat	cycles	s 14	, but E	3A[2:0	] = 2							
toggling			1316	repeat	cycles	s 14	, but E	3A[2:0	] = 3							
\$	Static		1720	repeat	cycles	s 14	, but E	3A[2:0	] = 4							
			2124	repeat	cycles	s 14	, but E	3A[2:0	] = 5							
			2528	repeat	cycles	s 14	, but E	3A[2:0	] = 6							
			2932	repeat	cycles	s 14	, but E	3A[2:0	] = 7							
		2	33nRFC-1 repeat Sub-Loop 1, until nRFC - 1. Truncate, if necessary.													

a) DM must be driven LOW all the time. DQS,  $\overline{\rm DQS}$  are FLOATING.

b) DQ signals are FLOATING.



Table 10 - IDD7 Measurement-Loop Pattern<sup>a)</sup>
ATTENTION! Sub-Loops 10-19 have inverse A[6:3] Pattern and Data Pattern than Sub-Loops 0-9

Ş	СКЕ	Sub-Loop	Cycle	Command	SS	RAS	CAS	WE	ОБТ	BA[2:0]	A[15:11]	A[10]	A[9:7]	A[6:3]	A[2:0]	Data <sup>b)</sup>
Ç,	ပ	qns	\( \overline{\sigma} \overlin	Com		12	IO	1>	0	BA	A[1	₹	¥	Ā	Ā	
		0	0	ACT	0	0	1	1	0	0	00	0	0	0	0	-
			1	RDA	0	1	0	1	0	0	00	1	0	0	0	00000000
			2	D	1	0	0	0	0	0	00	0	0	0	0	-
				repeat	abov	e D C	omm	and u	ntil nR	RD -	1		•	•	•	
			nRRD	ACT	0	0	1	1	0	1	00	0	0	F	0	
		1	nRRD+1	RDA	0	1	0	1	0	1	00	1	0	F	0	00110011
		1	nRRD+2	D	1	0	0	0	0	1	00	0	0	F	0	-
				repeat	abov	e D C	omma	and u	ntil 2*	nRRE	) - 1	•	•	•	•	
		2	2*nRRD	repeat	Sub-l	Loop	0, but	BA[2	:0] = 2	<u> </u>						
		3	3*nRRD	repeat	Sub-l	Loop	1, but	BA[2	:0] = 3	3						
		4	4*nRRD	D	1	0	0	0	0	3	00	0	0	F	0	-
		4		Assert	and r	epea	abov	e D C	omma	and u	ntil nF	AW -	1, if n	ecess	ary	
		5	nFAW	repeat	Sub-l	Loop	0, but	BA[2	:0] = 4	ļ						
		6	nFAW+nRRD	repeat	Sub-l	Loop	1, but	BA[2	:0] = 5	5						
		7	nFAW+2*nRRD	repeat	Sub-l	Loop	0, but	BA[2	:0] = 6	6						
		8	nFAW+3*nRRD	repeat	Sub-l	Loop	1, but	BA[2	:0] = 7	7						
	두	9	nFAW+4*nRRD	D	1	0	0	0	0	7	00	0	0	F	0	-
lling	ij	9		Assert	and r	epea	abov	e D C	omma	and u	ntil 2*	nFAV	V - 1,	if nece	essary	,
toggling	Static High		2*nFAW+0	ACT	0	0	1	1	0	0	00	0	0	F	0	-
-	S	10	2*nFAW+1	RDA	0	1	0	1	0	0	00	1	0	F	0	00110011
		10	2&nFAW+2	D	1	0	0	0	0	0	00	0	0	F	0	-
			ZQIIFAVV+Z	Repea	t abov	e D (	Comm	nand u	ıntil 2'	nFA\	N + nl	RRD .	- 1			•
			2*nFAW+nRRD	ACT	0	0	1	1	0	1	00	0	0	0	0	-
		11	2*nFAW+nRRD+1	RDA	0	1	0	1	0	1	00	1	0	0	0	00000000
		11	2&nFAW+nRRD+2	D	1	0	0	0	0	1	00	0	0	0	0	-
			ZQIIFAW+IIKKD+Z	Repea	t abov	/e D (	Comm	nand u	ıntil 2'	nFA\	N + 2'	nRR	D - 1			
		12	2*nFAW+2*nRRD	repeat	Sub-l	Loop	10, bı	ıt BA[	2:0] =	2						
		13	2*nFAW+3*nRRD	repeat	Sub-l	Loop	11, bı	ut BA[	2:0] =	3						
		14	2*nFAW+4*nRRD	D	1	0	0	0	0	0	00	0	0	0	0	-
		14	Z III AVVT4 IIIKID	Assert	and r	epeat	t abov	e D C	omma	and u	ntil 3*	nFAV	V - 1,	if nece	essary	/
		15	3*nFAW	repeat	Sub-l	Loop	10, bı	ut BA[	2:0] =	4						
		16	3*nFAW+nRRD	repeat	Sub-l	Loop	11, bı	ıt BA[	2:0] =	5						
		17	3*nFAW+2*nRRD	repeat	Sub-l	Loop	10, bı	ıt BA[	2:0] =	6						
		18	3*nFAW+3*nRRD	repeat	Sub-l	Loop	11, bı	ıt BA[	2:0] =	7						
		14	3*nFAW+4*nRRD	D	1	0	0	0	0	0	00	0	0	0	0	-
Assert and repeat above D Command until 4* r											nFAV	V - 1,	if nece	essary	1	

a) DM must be driven LOW all the time. DQS,  $\overline{DQS}$  are used according to RD Commands, otherwise FLOATING.

b) Burst Sequence driven on each DQ signal by Read Command. Outside burst operation, DQ signals are FLOATING.



# 8.2 IDD Specifications

IDD values are for full operating range of voltage and temperature unless otherwise noted.

 $I_{\mathrm{DD}}$  Specification

Speed Grade Bin	DDR3 - 800 6-6-6	DDR3 - 1066 7-7-7	Unit	Notes
Symbol	Max.	Max.		
/ <sub>DD0</sub>	TBD	TBD	mA	x4/x8
/ <sub>DD1</sub>	TBD	TBD	mA	x4/x8
/ <sub>DD2N</sub>	TBD	TBD	mA	x4/x8
/ <sub>DD2NT</sub>	TBD	TBD	mA	x4/x8
/ <sub>DD2QNT</sub>	TBD	TBD	mA	x4/x8
/ <sub>DD2P0</sub>	TBD	TBD	mA	x4/x8
/ <sub>DD2P1</sub>	TBD	TBD	mA	x4/x8
/ <sub>DD2Q</sub>	TBD	TBD	mA	x4/x8
/ <sub>DD3N</sub>	TBD	TBD	mA	x4/x8
/ <sub>DD3P</sub>	TBD	TBD	mA	x4/x8
/ <sub>DD4R</sub>	TBD	TBD	mA	x4/x8
/ <sub>DDQ4R</sub>	TBD	TBD	mA	x4/x8
/ <sub>DD4W</sub>	TBD	TBD	mA	x4/x8
/ <sub>DD5B</sub>	TBD	TBD	mA	x4/x8
/ <sub>DD6</sub>	TBD	TBD	mA	x4/x8
/ <sub>DD6ET</sub>	TBD	TBD	mA	x4/x8
/ <sub>DD6TC</sub>	TBD	TBD	mA	x4/x8
/ <sub>DD7</sub>	TBD	TBD	mA	x4/x8



# 9. Input/Output Capacitance

		DDR3	-1066	DDR3	3-1333		
Parameter	Symbol	Min	Max	Min	Max	Units	Notes
Input/output capacitance (DQ, DM, DQS, DQS, TDQS, TDQS)	C <sub>IO</sub>	1.5	3.0	1.5	2.5	pF	1,2,3
Input capacitance, CK and CK	C <sub>CK</sub>	8.0	1.6	0.8	1.4	pF	2,3
Input capacitance delta CK and CK	C <sub>DCK</sub>	0	0.15	0	0.15	pF	2,3,4
Input capacitance (All other input-only pins)	C <sub>I</sub>	0.75	1.5	0.75	1.3	pF	2,3,6
Input capacitance delta, DQS and DQS	C <sub>DDQS</sub>	0	0.20	0	0.15	pF	2,3,5
Input capacitance delta (All CTRL input-only pins)	C <sub>DI_CTRL</sub>	-0.5	0.3	-0.4	0.2	pF	2,3,7,8
Input capacitance delta (All ADD/CMD input-only pins)	C <sub>DI_ADD_C</sub>	-0.5	0.5	-0.4	0.4	pF	2,3,9,10
Input/output capacitance delta (DQ, DM, DQS, DQS)	C <sub>DIO</sub>	-0.5	0.3	-0.5	0.3	pF	2,3,11

#### Notes:

- 1. Although the DM, TDQS and TDQS pins have different functions, the loading matches DQ and DQS.
- 2. This parameter is not subject to production test. It is verified by design and characterization. The capacitance is measured according to JEP147("PROCEDURE FOR MEASURING INPUT CAPACITANCE USING A VECTOR NETWORK ANALYZER(VNA)") with VDD, VDDQ, VSS,VSSQ applied and all other pins floating (except the pin under test, CKE, RESET and ODT as necessary). VDD=VDDQ=1.5V, VBIAS=VDD/2 and on-die termination off.
- 3. This parameter applies to monolithic devices only; stacked/dual-die devices are not covered here
- 4. Absolute value of  $C_{CK}$ - $\overline{C}_{CK}$ .
- 5. The minimum  $C_{\text{CK}}$  will be equal to the minimum  $C_{\text{I}}$ .
- 6. Input only pins include: ODT, CS, CKE, A0-A15, BA0-BA2, RAS, CAS, WE.
- 7. CTRL pins defined as ODT, CS and CKE.
- 8.  $C_{DI CTRL} = C_I(CNTL) 0.5 * C_I(CLK) + C_I(\overline{CLK})$
- 9. ADD pins defined as A0-A15, BA0-BA2 and CMD pins are defined as  $\overline{\text{RAS}}$ ,  $\overline{\text{CAS}}$  and  $\overline{\text{WE}}$ .
- 10.  $C_{DI\_ADD\_CMD} = C_I(ADD\_CMD) 0.5*(C_I(CLK) + C_I(\overline{CLK}))$
- 11.  $C_{DIO} = C_{IO}(DQ) 0.5*(C_{IO}(DQS) + C_{IO}(\overline{DQS}))$



# 10. Standard Speed Bins

DDR3 SDRAM Standard Speed Bins include tCK, tRCD, tRP, tRAS and tRC for each corresponding bin.

#### DDR3-1066 Speed Bins

For specific Notes See "Speed Bin Table Notes" on page 51.

	Speed Bin DDR3-1066F					
C	L - nRCD - nR	Р	7-7	7-7	Unit	Note
Pai	ameter	Symbol	min	max		
	ad command to st data	$t_{AA}$	13.125	13.125 20		
	ternal read or delay time	<i>t</i> <sub>RCD</sub>	13.125	_	ns	
PRE con	nmand period	t <sub>RP</sub>	13.125	13.125 —		
	ACT or REF and period	t <sub>RC</sub>	50.625 — ns		ns	
	RE command eriod	t <sub>RAS</sub>	37.5	37.5 9 * tREFI		
CL = 5	CWL = 5	t <sub>CK(AVG)</sub>	Rese	erved	ns	1)2)3)4)6)
OL - 3	CWL = 6	t <sub>CK(AVG)</sub>	Rese	erved	ns	4)
CL = 6	CWL = 5	t <sub>CK(AVG)</sub>	2.5	3.3	ns	1)2)3)6)
CL=0	CWL = 6	t <sub>CK(AVG)</sub>	Rese	erved	ns	1)2)3)4)
CL = 7	CWL = 5	t <sub>CK(AVG)</sub>	Rese	erved	ns	4)
OL = 1	CWL = 6	t <sub>CK(AVG)</sub>	1.875	1.875 < 2.5		1)2)3)4)
CL = 8	CWL = 5	t <sub>CK(AVG)</sub>	Reserved		ns	4)
OL = 0	CWL = 6	t <sub>CK(AVG)</sub>	1.875 < 2.5		ns	1)2)3)
Sup	ported CL Setti	ngs	6, 7, 8		n <sub>CK</sub>	
Supp	orted CWL Set	tings	5,	6	n <sub>CK</sub>	



#### DDR3-1333 Speed Bins

For specific Notes See "Speed Bin Table Notes" on page 51..

	Speed Bin		DDR3-1333H		11	Nata
C	L - nRCD - nF	RP		9-9-9	Unit	Note
Pa	rameter	Symbol	min	max		
	ead command irst data	$t_{AA}$	13.5 20		ns	
	iternal read or delay time	t <sub>RCD</sub>	13.5	_	ns	
PRE con	nmand period	t <sub>RP</sub>	13.5	_	ns	
	ACT or REF and period	t <sub>RC</sub>	49.5	_	ns	
	RE command period	t <sub>RAS</sub>	36	9 * tREFI	ns	
CL = 5	CWL = 5	t <sub>CK(AVG)</sub>		Reserved		1,2,3,4,7
CL = 5	CWL = 6, 7	t <sub>CK(AVG)</sub>		Reserved	ns	4
	CWL = 5	t <sub>CK(AVG)</sub>	2.5	3.3	ns	1,2,3,7
CL = 6	CWL = 6	t <sub>CK(AVG)</sub>		Reserved	ns	1,2,3,4,7
	CWL = 7	t <sub>CK(AVG)</sub>		Reserved	ns	4
	CWL = 5	t <sub>CK(AVG)</sub>		Reserved	ns	4
CL = 7	CWL = 6	t <sub>CK(AVG)</sub>	1.875	< 2.5 (Optional) Note 9.10	ns	1,2,3,4,7
	CWL = 5	t <sub>CK(AVG)</sub>		Reserved	ns	4
CL = 8	CWL = 6	t <sub>CK(AVG)</sub>	1.875	< 2.5	ns	1,2,3,7
	CWL = 7	t <sub>CK(AVG)</sub>		Reserved	ns	1,2,3,4
CL = 9	CWL = 5, 6	t <sub>CK(AVG)</sub>		Reserved	ns	4
CL = 9	CWL = 7	t <sub>CK(AVG)</sub>	1.5	<1.875	ns	1,2,3,4
	CWL = 5, 6	t <sub>CK(AVG)</sub>	Reserved		ns	4
CL = 10	CWL = 7	t <sub>CK(AVG)</sub>	1.5	<1.875	ns	1,2,3
				(Optional)		5
	ported CL Set	•		6, 7, 8, 9		
Supp	orted CWL Se	ettings		5, 6, 7	n <sub>CK</sub>	



#### **Speed Bin Table Notes**

Absolute Specification (T<sub>OPER</sub>; V<sub>DDQ</sub> = V<sub>DD</sub> = 1.5V +/- 0.075 V);

#### Notes:

- 1. The CL setting and CWL setting result in tCK(AVG).MIN and tCK(AVG).MAX requirements. When making a selection of tCK (AVG), both need to be fulfilled: Requirements from CL setting as well as requirements from CWL setting.
- 2. tCK(AVG).MIN limits: Since CAS Latency is not purely analog data and strobe output are synchronized by the DLL all possible intermediate frequencies may not be guaranteed. An application should use the next smaller JEDEC standard tCK (AVG) value (2.5, 1.875, 1.5, or 1.25 ns) when calculating CL [nCK] = tAA [ns] / tCK (AVG) [ns], rounding up to the next 'Supported CL'.
- 3. tCK(AVG).MAX limits: Calculate tCK (AVG) = tAA.MAX / CLSELECTED and round the resulting tCK (AVG) down to the next valid speed bin (i.e. 3.3ns or 2.5ns or 1.875 ns or 1.25 ns). This result is tCK(AVG).MAX corresponding to CLSE LECTED.
- 4. 'Reserved' settings are not allowed. User must program a different value.
- 5. 'Optional' settings allow certain devices in the industry to support this setting, however, it is not a mandatory feature. Refer to supplier's data sheet and SPD information if and how this setting is supported.
- 6. Any DDR3-1066 speed bin also supports functional operation at lower frequencies as shown in the table which are not subject to Production Tests but verified by Design/Characterization.
- 7. Any DDR3-1333 speed bin also supports functional operation at lower frequencies as shown in the table which are not subject to Production Tests but verified by Design/Characterization.
- 8. Any DDR3-1600 speed bin also supports functional operation at lower frequencies as shown in the table which are not subject to Production Tests but verified by Design/Characterization.
- 9. It is not a mandatory bin. Refer to supplier's data sheet and/or the DIMM SPD information.
- 10. If it's supported, the minimum tAA/tRCD/tRP that this device support is 13.125ns. Therefore, In Module application, tAA/tRCD/tRP should be programed with minimum supported values. For example, DDR3-1333H supporting down-shift to DDR3-1066F should program SPD as 13.125ns for tAAmin(Byte16)/tRCDmin(Byte18)/tRP(Byte20). DDR3-1600K supporting down-shift to DDR3-1333H and/or DDR3-1066F should program SPD as 13.125ns for tAAmin(Byte16)/tRCD-min(Byte18)/tRP(Byte20).

# 11. Electrical Characteristics and AC Timing

#### **Timing Parameters by Speed Bin**

Note: The following general notes from page 58 apply to Table : a

		DDR3-1066 DDR3-1333					
Parameter	Symbol	Min	Max	Min	Max	Units	Notes
Clock Timing							
Minimum Clock Cycle Time (DLL off mode)	tCK (DLL_OFF)	8	-	8	-	ns	6
Average Clock Period	tCK (avg)				•	ps	f
Average high pulse width	tCH (avg)	0.47	0.53	0.47	0.53	tCK (avg)	f
Average low pulse width	tCL (avg)	0.47	0.53	0.47	0.53	tCK (avg)	f
Absolute Clock Period	tCK (abs)	tCK (avg) min + tJIT (per) min	tCK (avg) max + tJIT (per) max	tCK (avg) min + tJIT (per) min	tCK (avg) max + tJIT (per) max	ps	



Note: The following general notes from page 58 apply to Table : a

		DDR3-	1066	DDR3-	1333		
Parameter	Symbol	Min	Max	Min	Max	Units	Notes
Absolute clock HIGH pulse width	tCH (abs)	0.43	-	0.43	-	tCK (avg)	25
Absolute clock LOW pulse width	tCL (abs)	0.43	-	0.43	-	tCK (avg)	26
Clock Period Jitter	JIT (per)	- 90	90	- 80	80	ps	
Clock Period Jitter during DLL locking period	tJIT (per, lck)	- 80	80	- 70	70	ps	
Cycle to Cycle Period Jitter	tJIT (cc)	18	0	160	)	ps	
Cycle to Cycle Period Jitter during DLL locking period	tJIT (cc, lck)	16	0	140	)	ps	
Duty Cycle jitter	tJIT (duty)	-	-	-	-	ps	
Cumulative error across 2 cycles	tERR (2per)	-132	132	-118	118	ps	
Cumulative error across 3 cycles	tERR (3per)	-157	157	-140	140	ps	
Cumulative error across 4 cycles	tERR (4per)	-175	175	-155	155	ps	
Cumulative error across 5 cycles	tERR (5per)	-188	188	-168	168	ps	
Cumulative error across 6 cycles	tERR (6per)	-200	200	-177	177	ps	
Cumulative error across 7 cycles	tERR (7per)	-209	209	-186	186	ps	
Cumulative error across 8 cycles	tERR (8per)	-217	217	-193	193	ps	
Cumulative error across 9 cycles	tERR (9per)	-224	224	-200	200	ps	
Cumulative error across 10 cycles	tERR (10per)	-231	231	-205	205	ps	
Cumulative error across 11 cycles	tERR (11per)	-237	237	-210	210	ps	
Cumulative error across 12 cycles	tERR (12per)	-242	242	-215	215	ps	
Cumulative error across n = 13, 14,49, 50 cycles	tERR (nper)					ps	24
Data Timing							
DQS, DQS to DQ skew, per group, per access	tDQSQ	-	150	-	125	ps	13
DQ output hold time from DQS, DQS	tQH	0.38	-	0.38	-	tCK (avg)	13, b
DQ low-impedance time from CK, CK	tLZ (DQ)	- 600	300	- 500	250	ps	13, 14, a
DQ high impedance time from CK, CK	tHZ (DQ)	-	300	-	250	ps	13, 14, a



Note: The following general notes from page 58 apply to Table : a

		DDR3-10	066	DDR3-	1333		
Parameter	Symbol	Min	Max	Min	Max	Units	Notes
Data setup time to DQS, DQS referenced to Vih (ac) / Vil (ac) levels	tDS (base)	25		TBD		ps	d, 17
Data hold time from DQS, DQS referenced to Vih (dc) / Vil (dc) levels	tDH (base)	100		TBD		ps	d, 17
Data Strobe Timing							
DQS,DQS differential READ Preamble	tRPRE	0.9	Note	0.9	Note	tCK (avg)	13, 19 b
DQS, DQS differential READ Postamble	tRPST	0.3	Note	0.3	Note	tCK (avg)	11, 13, b
DQS, DQS differential output high time	tQSH	0.38	-	0.38	-	tCK (avg)	13, b
DQS, DQS differential output low time	tQSL	0.38	-	0.38	-	tCK (avg)	13, b
DQS, DQS differential WRITE Preamble	tWPRE	0.9	-	0.9	-	tCK (avg)	
DQS, DQS differential WRITE Postamble	tWPST	0.3	-	0.3	-	tCK (avg)	
DQS, DQS rising edge output access time from rising CK, CK	tDQSCK	- 300	300	- 255	255	ps	13, a
DQS and DQS low- impedance time (Referenced from RL - 1)	tLZ(DQS)	- 600	300	- 500	250	ps	13, 14, a
DQS and DQS high- impedance time (Referenced from RL + BL/2)	tHZ(DQS)	-	300	-	250	ps	13, 14 a
DQS, DQS differential input low pulse width	tDQSL	0.4	0.6	0.4	0.6	tCK (avg)	
DQS, DQS differential input high pulse width	tDQSH	0.4	0.6	0.4	0.6	tCK (avg)	
DQS, DQS rising edge to CK, CK rising edge	tDQSS	- 0.25	0.25	- 0.25	0.25	tCK (avg)	С
DQS, DQS falling edge setup time to CK, CK rising edge	tDSS	0.2	-	0.2	-	tCK (avg)	С
DQS, DQS falling edge hold time from CK, CK rising edge	tDSH	0.2	-	0.2	-	tCK (avg)	С
Command and Address Timing							
DLL locking time	tDLLK	512	-	512	-	nCK	
Internal READ Command to PRECHARGE Command delay	tRTP	max (4nCK, 7.5ns)	-	max (4nCK, 7.5ns)	-		е
Delay from start of internal write transaction to internal read command	tWTR	max (4nCK, 7.5ns)	-	max (4nCK, 7.5ns)	-		e, 18
WRITE recovery time	tWR	15	-	15	-	ns	е



Note: The following general notes from page 58 apply to Table : a

		DDR3-1	066	DDR3-1	333		
Parameter	Symbol	Min	Max	Min	Max	Units	Notes
Mode Register Set command cycle time	tMRD	4	-	4	ı	nCK	
Mode Register Set command update delay	tMOD	max (12nCK , 15ns)	-	max (12nCK , 15ns)	1		
ACT to internal read or write delay time	tRCD						е
PRE command period	tRP						е
ACT to ACT or REF command period	tRC						е
CAS to CAS command delay	tCCD	4	-	4	-	nCK	
Auto precharge write recovery + precharge time	tDAL (min)					nCK	
End of MPR Read burst to MSR for MPR (exit)	tMPRR	1	-	1	1	nCK	22
ACTIVE to PRECHARGE command period	tRAS						е
ACTIVE to ACTIVE command period for 1KB page size	tRRD	max (4nCK , 7.5ns)	-	max (4nCK, 6ns)	-		е
ACTIVE to ACTIVE command period for 2KB page size	tRRD	max (4nCK, 10ns)	-	max (4nCK, 7.5ns)	-		е
Four activate window for 1KB page size	tFAW	37.5	-	30	ı	ns	е
Four activate window for 2KB page size	tFAW	50	-	45	ı	ns	е
Command and Address setup time to CK, CK referenced to Vih (ac) / Vil (ac) levels	tIS (base)	125		65		ps	b, 16
Command and Address hold time from CK, CK referenced to Vih (dc) / Vil (dc) levels	tIH (base)	200		140		ps	b, 16
Command and Address setup time to CK, CK referenced to Vih (ac) / Vil (ac) levels	tIS (base) AC150	-	-	65+125		ps	b, 16, 27
Calibration Timing							
Power-up and RESET calibration time	tZQinit	512	-	512	-	nCK	
Normal operation Full calibration time	tZQoper	256	-	256	-	nCK	
Normal operation Short calibration time	tZQCS	64	-	64	-	nCK	23
Reset Timing							



Note: The following general notes from page 58 apply to Table : a

		DDR3-1	066	DDR3-	1333		
Parameter	Symbol	Min	Max	Min	Max	Units	Notes
Exit Reset from CKE HIGH to a valid command	tXPR	max (5nCK, tRFC (min) + 10ns)	-	max (5nCK, tRFC (min) + 10ns)	-		
Self Refresh Timings							
Exit Self Refresh to commands not requiring a locked DLL	tXS	max (5nCK, tRFC (min) + 10ns)	-	max (5nCK, tRFC (min) + 10ns)	-		
Exit Self Refresh to commands requiring a locked DLL	tXSDLL	tDLLK (min)	-	tDLLK (min)	-	nCK	
Minimum CKE low width for Self Refresh entry to exit timing	tCKESR	tCKE (min) + 1 nCK	-	tCKE (min) + 1 nCK	-		
Valid Clock Requirement after Self Refresh Entry (SRE) or Power-Down Entry (PDE)	tCKSRE	max (5 nCK, 10 ns)	-	max (5 nCK, 10 ns)	-		
Valid Clock Requirement before Self Refresh Exit (SRX) or Power-Down Exit (PDX) or Reset Exit	tCKSRX	max (5 nCK, 10 ns)	-	max (5 nCK, 10 ns)			
Power Down Timings							
Exit Power Down with DLL on to any valid command; Exit Precharge Power Down with DLL frozen to commands not requiring a locked DLL	tXP	max (3nCK, 7.5ns)	-	max (3nCK, 6ns)	-		
Exit Precharge Power Down with DLL frozen to commands requiring a locked DLL	tXPDLL	max (10nCK, 24ns)	-	max (10nCK, 24ns)	-		2
CKE minimum pulse width	tCKE	max (3nCK, 5.625ns)	-	max (3nCK, 5.625ns)	-		
Command pass disable delay	tCPDED	1	-	1	-	nCK	
Power Down Entry to Exit Timing	tPD	tCKE (min)	9 * tREFI	tCKE (min)	9 * tREFI		15
Timing of ACT command to Power Down entry	tACTPDEN	1	-	1	-	nCK	
Timing of PRE or PREA command to Power Down entry	tPRPDEN	1	-	1	-	nCK	



Note: The following general notes from page 58 apply to Table : a

		DDR3-1	066	DDR3-1	333		
Parameter	Symbol	Min	Max	Min	Max	Units	Notes
Timing of RD/RDA command to Power Down entry	tRDPDEN	RL + 4 + 1	-	RL + 4 + 1	-	nCK	
Timing of WR command to Power Down entry (BL8OTF, BL8MRS, BC4OTF)	tWRPDEN	WL4+ (tWR / tCK (avg))	-	WL+4 + (tWR / tCK (avg))	-	nCK	9
Timing of WRA command to Power Down entry (BL8OTF, BL8MRS, BC4OTF)	tWRAPDEN	WL+4+ WR+ 1	-	WL+4 + WR + 1	-	nCK	10
Timing of WR command to Power Down entry (BC4MRS)	tWRPDEN	WL+2+ (tWR / tCK (avg))	-	WL+2 + (tWR / tCK (avg))	-	nCK	9
Timing of WRA command to Power Down entry (BC4MRS)	tWRAPDEN	WL + 2 + WR + 1	-	WL + 2 + WR + 1	-	nCK	10
Timing of REF command to Power Down entry	tREFPDEN	1	-	1	-	nCK	,
Timing of MRS command to Power Down entry	tMRSPDEN	tMOD (min)	ı	tMOD (min)	-		
ODT Timings							
ODT high time without write command or with write command and BC4	ODTH4	4	-	4	-	nCK	
ODT high time with Write command and BL8	ODTH8	6	-	6	-	nCK	
Asynchronous RTT turn-on delay (Power-Down with DLL frozen)	tAONPD	1	9	1	9	ns	
Asynchronous RTT turn-off delay (Power-Down with DLL frozen)	tAOFPD	1	9	1	9	ns	
RTT turn-on	tAON	-300	300	-250	250	ps	7, a
RTT_NOM and RTT_WR turn-off time from ODTLoff reference	tAOF	0.3	0.7	0.3	0.7	tCK (avg)	8, a
RTT dynamic change skew	tADC	0.3	0.7	0.3	0.7	tCK (avg)	а
Write Leveling Timings							
First DQS/DQS rising edge after write leveling mode is programmed	tWLMRD	40	-	40	-	nCK	3
DQS/DQS delay after write leveling mode is programmed	tWLDQSEN	25	-	25	-	nCK	3
Write leveling setup time from rising CK, CK crossing to rising DQS, DQS crossing	tWLS	245	-	195	-	ps	



Note: The following general notes from page 58 apply to Table : a

		DDR3-1066		DDR3-1333			
Parameter	Symbol	Min	Max	Min	Max	Units	Notes
Write leveling hold time from rising DQS, DQS crossing to rising CK, CK crossing	tWLH	245	-	195	-	ps	
Write leveling output delay	tWLO	0	9	0	9	ns	
Write leveling output error	tWLOE	0	2	0	2	ns	



#### 0.1 Jitter Notes

Specific Note a

When the device is operated with input clock jitter, this parameter needs to be derated by the actual tERR (mper), act of the input clock, where 2 <= m <=12.(output deratings are relative to the SDRAM input clock.) For example, if the measured jitter into a DDR-800 SDRAM has tERR (mper), act, min = -172 ps and tERR (mper), act, max =+ 193 ps, then t DQSCK, min (derated) = tDQSCK, min - tERR (mper), act, max = -400 ps - 193 ps = -593 ps and tDQSCK, max (derated) = tDQSCK, max - tERR (mper), act, min = 400 ps + 172 ps = +572 ps. Similarly, tLZ (DQ) for DDR3-800 derates to tLZ (DQ), min (derated) = -800 ps - 193 ps = -993 ps and tLZ (DQ), max (derated) = 400 ps + 172 ps = +572 ps. (Caution on the min/max usage!) Note that tERR (mper), act, min is the minimum measured value of tERR (nper) where 2 <= n <=12, and tERR (mper), act, max is the maximum measured value of tERR (nper) where 2 <= n <=12

Specific Note b

When the device is operated with input clock jitter, this parameter needs to be derated by the actual tJIT (per), act of the input clock. (output deratings are relative to the SDRAM input clock.) For example, if the measured jitter into a DDR3-800 SDRAM has tCK (avg), act = 2500 ps, tJIT (per), act, min = -72 ps and tJIT (per), act, max = +93 ps, then tRPRE, min (derated) = tRPRE, min + tJIT (per), act, min = 0.9 x tCK (avg), act + tJIT (per), act, min = 0.9 x tCK (avg), act + tJIT (per), act, min = 0.9 x 2500 ps - 72 ps = 72 ps = 72 ps = 72 ps = 72 ps. (Caution on the min/max usage!)

Specific Note c

These parameters are measured from <u>a</u> data strobe signal (DQS(L/U), DQS(L/U)) crossing to its respective clock signal (CK, CK) crossing. The spec values are not affected by the amount of clock jitter applied (i.e. tJIT (per), tJIT (cc), etc.), as these are relative to the clock signal crossing. That is, these parameters should be met whether clock jitter is present or not.

Specific Note d

These parameters are measured from a data signal (DM(L/U),  $\underline{DQ(L/U)0}$ , DQ(L/U)1, etc.) transition edge to its respective data strobe signal (DQS(L/U), DQS(L/U)) crossing.

Specific Note e

For these parameters, the DDR3 SDRAM device supports tnPARAM [nCK] = RU  $\{tPARAM [ns] / tCK (avg) [ns]\}$ , which is in clock cycles, assuming all input clock jitter specifications are satisfied. For example, the device will support tnRP = RU  $\{tRP / tCK (avg)\}$ , which is in clock cycles, if all input clock jitter specifications are met. This means: For DDR3-800 6-6-6, of which tRP = 15ns, the device will support  $tnRP = RU \{tRP / tCK (avg)\} = 6$ , as long as the input clock jitter specifications are met, i.e. Precharge command at Tm and Active command at Tm+6 is valid even if  $true{true} (Tm+6 - Tm)$  is less than 15ns due to input clock jitter.

Specific Note f

These parameters are specified per their average values, however it is understood that the following relationship between the average timing and the absolute instantaneous timing holds at all times. (Min and max of SPEC values are to be used for calculations in Table .



#### **Timing Parameter Notes**

- 1. Actual value dependant upon measurement level definitions which are TBD.
- 2. Commands requiring a locked DLL are: READ (and RAP) and synchronous ODT commands.
- 3. The max values are system dependent.
- 4. WR as programmed in mode register.
- 5. Value must be rounded-up to next higher integer value.
- 6. There is no maximum cycle time limit besides the need to satisfy the refresh interval, tREFI.
- 7. tWR is defined in ns, for calculation of tWRPDEN it is necessary to round up tWR / tCK to the next integer.
- 8. WR in clock cycles as programmed in MR0.
- 9. The maximum postamble is bound by tHZDQS (max)
- 10. Output timing deratings are relative to the SDRAM input clock. When the device is operated with input clock jitter, this parameter needs to be derated by t.b.d.
- 11. Value is only valid for RON34
- 12. Single ended signal parameter. Refer to chapter <t.b.d.> for definition and measurement method.
- 13. tREFI depends on TOPER
- 14. tIS (base) and tIH (base) values are for 1V/ns CMD/ADD single-ended slew rate and 2V/ns CK,  $\overline{\text{CK}}$  differential slew rate. Note for DQ and DM signals, VREF(DC) = VRefDQ (DC). For input only pins except  $\overline{\text{RESET}}$ , VRef (DC) = VRefCA (DC). See "Address / Command Setup, Hold and Derating" on page 60.
- 15. tDS (base) and tDH (base) values are for 1V/ns DQ single-ended slew rate and 2V/ns DQS differential slew rate.

  Note for DQ and DM signals, VREF(DC) = VRefDQ (DC). For input only pins except RESET, VRef (DC) = VRefCA (DC).

  See "Data Setup, Hold and Slew Rate Derating" on page 67..
- 16. Start of internal write transaction is definited as follows:
  - For BL8 (fixed by MRS and on- the-fly): Rising clock edge 4 clock cycles after WL.
  - For BC4 (on- the- fly): Rising clock edge 4 clock cycles after WL.
  - For BC4 (fixed by MRS): Rising clock edge 2 clock cycles after WL.
- 17. The maximum preamble is bound by tLZDQS (min)
- 18. CKE is allowed to be registered low while operations such as row activation, precharge, autoprecharge or refresh are in progress, but power-down IDD spec will not be applied until finishing those operations.
- 19. Although CKE is allowed to be registered LOW after a REFRESH command once tREFPDEN (min) is satisfied, there are cases where additional time such as tXPDLL (min) is also required.
- 20. Defined between end of MPR read burst and MRS which reloads MPR or disables MPR function.
- 21. One ZQCS command can effectively correct a minimum of 0.5% (ZQCorrection) of RON and RTT impedance error within 64 nCK for all speed bins assuming the maximum sensitivities specified in the 'Output Driver Voltage and Temperature Sensitivity' tables. The appropriate interval between ZQCS commands can be determined from these tables and other application specific parameters. One method for calculating the interval between ZQCS commands, given the temperature (Tdrifrate) and voltage (Vdriftrate) drift rates that the SDRAM is subject to in the application, is illustrated. The interval could be defined by the following formula.



# ZQCorrection (Tsens x Tdriftrate)+( VSens x Vdriftrate)

where TSens = max (dRTTdT, dRONdTM) and VSens = max (dRTTdV, dRONdVM) define the SDRAM temperature and voltage sensitivities. For example, if TSens = 1.5% /  $^{\circ}$ C, VSens = 0.15% / mV, Tdriftrate = 1  $^{\circ}$ C / sec and Vdriftrate = 15 mV / sec, then the interval between ZQCS commands is calculated as:

$$\frac{0.5}{(1.5 \times 1) + (0.15 \times 15)} = 0.133 = 128ms$$

- 22. n = from 13 cycles to 50 cycles.
- 23. tCH (abs) is the absolute instantaneous clock high pulse width, as measured from one rising edge to the following fall ing edge.
- 24. tCL (abs) is the absolute instantaneous clock low pulse width, as measured from one falling edge to the following risi ng edge.
- 25. The tIS (base) AC150 specifications are adjusted from the tIS (base) specification by adding an additional 100 ps of derating to accommodate for the lower alternate threshold of 150 mV and another 25 ps to account for the earlier reference point [(175 mV 150 mV) / 1 V/ns].

#### Address / Command Setup, Hold and Derating

For all input signals the total tIS (setup time) and tIH (hold time) required is calculated by adding the data sheet tIS (base) and tIH (base) value (see Table 11) to the  $\Delta$ tIS and  $\Delta$ tIH derating value (see Table 12) respectively. Example: tIS (total setup time) = tIS (base) +  $\Delta$ tIS

Setup (tIS) nominal slew rate for a rising signal is defined as the slew rate between the last crossing of  $V_{REF(dc)}$  and the first crossing of  $V_{IH(ac)}$ min. Setup (tIS) nominal slew rate for a falling signal is defined as the slew rate between the last crossing of  $V_{REF(dc)}$  and the first crossing of Vil (ac) max. If the actual signal is always earlier than the nominal slew rate line between shaded ' $V_{REF(dc)}$  to ac region', use nominal slew rate for derating value (see Figure 4). If the actual signal is later than the nominal slew rate line anywhere between shaded ' $V_{REF(dc)}$  to ac region', the slew rate of a tangent line to the actual signal from the ac level to dc level is used for derating value (see Figure 6).

Hold (tlH) nominal slew rate for a rising signal is defined as the slew rate between the last crossing of Vil (dc) max and the first crossing of  $V_{REF(dc)}$ . Hold (tlH) nominal slew rate for a falling signal is defined as the slew rate between the last crossing of Vih (dc) min and the first crossing of  $V_{REF(dc)}$ . If the actual signal is always later than the nominal slew rate line between shaded 'dc to  $V_{REF(dc)}$  region', use nominal slew rate for derating value (see Figure 5). If the actual signal is earlier than the nominal slew rate line anywhere between shaded 'dc to  $V_{REF(dc)}$  region', the slew rate of a tangent line to the actual signal from the dc level to  $V_{REF(dc)}$  level is used for derating value (see Figure 6).

For a valid transition the input signal has to remain above/below V<sub>IH/IL(ac)</sub> for some time t<sub>VAC</sub> (see Table 14).



Although for slow slew rates the total setup time might be negative (i.e. a valid input signal will not have reached  $V_{IH/IL(ac)}$  at the time of the rising clock transition) a valid input signal is still required to complete the transition and reach  $V_{IH/IL(ac)}$ . For slew rates in between the values listed in Table 12, the derating values may obtained by linear interpolation.

These values are typically not subject to production test. They are verified by design and characterization.

Table 11 - ADD/CMD Setup and Hold Base-Values for 1V/ns

unit [ps]	DDR3-1066	DDR3-1333	reference
tIS (base)	125	65	V <sub>IH/L(ac)</sub>
tIH (base)	200	140	V <sub>IH/L(dc)</sub>
tIH(base)AC150	-	65 + 125	V <sub>IH/L(dc)</sub>

Note: - (ac/dc referenced for 1V/ns DQ-slew rate and 2 V/ns DQS slew rate)

- The tIS (base) AC150 specifications are adjusted from the tIS (base) specification by adding an additional 100 ps of derating to accommodate for the lower alternate threshold of 150 mV and another 25 ps to account for the ear lier reference point [(175 mV - 150 mV) / 1 V/ns]

Table 12 - Derating values DDR3-800/1066/1333/1600 tIS/tIH - ac/dc based

	$\Delta$ tlS, $\Delta$ tlH derating in [ps] AC/DC based AC175 Threshold -> VIH (ac) = VREF (dc) + 175mV, VIL (ac) = VREF (dc) - 175mV																
CK,CK Differential Slew Rate																	
		4.0	V/ns	3.0 \	V/ns	2.0	V/ns	1.8	V/ns	1.6	V/ns	1.4	V/ns	1.2	V/ns	1.0	V/ns
		∆tIS	∆tlH	∆tIS	∆tIH	∆tIS	∆tlH	∆tIS	∆tIH								
	2.0	88	50	88	50	88	50	96	58	104	66	112	74	120	84	128	100
	1.5	59	34	59	34	59	34	67	42	75	50	83	58	91	68	99	84
CMD	1.0	0	0	0	0	0	0	8	8	16	16	24	24	32	34	40	50
1	0.9	-2	-4	-2	-4	-2	-4	6	4	14	12	22	20	30	30	38	46
ADD Slew	8.0	-6	-10	-6	-10	-6	-10	2	-2	10	6	18	14	26	24	34	40
rate V/ns	0.7	-11	-16	-11	-16	-11	-16	-3	-8	5	0	13	8	21	18	29	34
V/IIS	0.6	-17	-26	-17	-26	-17	-26	-9	-18	-1	-10	7	-2	15	8	23	24
	0.5	-35	-40	-35	-40	-35	-40	-27	-32	-19	-24	-11	-16	-2	-6	5	10
	0.4	-62	-60	-62	-60	-62	-60	-54	-52	-46	-44	-38	-36	-30	-26	-22	-10



Table 13 - Derating values DDR3-1066/1333 tIS/tIH - ac/dc based

	$\Delta$ tIS, $\Delta$ tIH derating in [ps] AC/DC based Alternate AC150 Threshold -> VIH (ac) = VREF (dc) + 150mV, VIL (ac) = VREF (dc) - 150mV																
		CK,CK Differential Slew Rate															
		4.0 V/ns		s 3.0 V/ns		2.0 V/ns		1.8 V/ns		1.6 V/ns		1.4 V/ns		1.2 V/ns		1.0 V/ns	
		∆tIS	ΔtIH	∆tIS	∆tlH	∆tIS	∆tlH	∆tIS	∆tlH	∆tIS	∆tlH	∆tIS	∆tlH	∆tIS	ΔtIH	∆tIS	ΔtlH
	2.0	75	50	75	50	75	50	83	58	91	66	99	74	107	84	115	100
	1.5	50	34	50	34	50	34	58	42	66	50	74	58	82	68	90	84
CMD	1.0	0	0	0	0	0	0	8	8	16	16	24	24	32	34	40	50
1	0.9	0	-4	0	-4	0	-4	8	4	16	12	24	20	32	30	40	46
ADD Slew	8.0	0	-10	0	-10	0	-10	8	-2	16	6	24	14	32	24	40	40
rate V/ns	0.7	0	-16	0	-16	0	-16	8	-8	16	0	24	8	32	18	40	34
V/IIS	0.6	-1	-26	-1	-26	-1	-26	7	-18	15	-10	23	-2	31	8	39	24
	0.5	-10	-40	-10	-40	-10	-40	-2	-32	6	-24	14	-16	22	-6	30	10
	0.4	-25	-60	-25	-60	-25	-60	-17	-52	-9	-44	-1	-36	7	-26	15	-10

Table 14 - Required time  $t_{\mbox{\scriptsize VAC}}$  above VIH (ac) {below VIL (ac)} for valid transition

Slew Rate [V/ns]	t <sub>VAC</sub> @ 1	75 mV [ps]	t <sub>VAC</sub> @ 150 mV [ps]				
	min	max	min	max			
> 2.0	75	-	175	-			
2.0	57	-	170	-			
1.5	50	-	167	-			
1.0	38	-	163	-			
0.9	34	-	162	-			
0.8	29	-	161	-			
0.7	22	-	159	-			
0.6	13	-	155	-			
0.5	0	-	150	-			
< 0.5	0	-	150	-			






Figure 3 - Illustration of nominal slew rate and  $t_{VAC}$  for setup time  $t_{DS}$  (for DQ with respect to strobe) and  $t_{IS}$  (for ADD/CMD with respect to clock).






Figure 4 - Illustration of nominal slew rate for hold time  $t_{DH}$  (for DQ with respect to strobe) and  $t_{IH}$  (for ADD/CMD with respect to clock).






Figure 5 - Illustration of tangent line for setup time  $t_{DS}$  (for DQ with respect to strobe) and  $t_{IS}$  (for ADD/CMD with respect to clock).






Figure 6 - Illustration of tangent line for hold time  $t_{DH}$  (for DQ with respect to strobe) and  $t_{IH}$  (for ADD/CMD with respect to clock).



#### Data Setup, Hold and Slew Rate Derating

For all input signals the total tDS (setup time) and tDH (hold time) required is calculated by adding the data sheet tDS (base) and tDH (base) value (see Table 15) to the DtDS and DtDH (see Table 16) derating value respectively. Example: tDS (total setup time) = tDS (base) + DtDS.

Setup (tDS) nominal slew rate for a rising signal is defined as the slew rate between the last crossing of  $V_{REF(dc)}$  and the first crossing of  $V_{IH(ac)}$ min. Setup (tDS) nominal slew rate for a falling signal is defined as the slew rate between the last crossing of  $V_{REF(dc)}$  and the first crossing of  $V_{IL(ac)}$ max (see Figure 7). If the actual signal is always earlier than the nominal slew rate line between shaded ' $V_{REF(dc)}$  to ac region', use nominal slew rate for derating value. If the actual signal is later than the nominal slew rate line anywhere between shaded ' $V_{REF(dc)}$  to ac region', the slew rate of a tangent line to the actual signal from the ac level to dc level is used for derating value (see Figure 9).

Hold (tDH) nominal slew rate for a rising signal is defined as the slew rate between the last crossing of  $V_{IL(dc)}$ max and the first crossing of  $V_{REF(dc)}$ . Hold (tDH) nominal slew rate for a falling signal is defined as the slew rate between the last crossing of  $V_{IH(dc)}$ min and the first crossing of  $V_{REF(dc)}$  (see Figure 8). If the actual signal is always later than the nominal slew rate line between shaded 'dc level to  $V_{REF(dc)}$  region', use nominal slew rate for derating value. If the actual signal is earlier than the nominal slew rate line anywhere between shaded 'dc to  $V_{REF(dc)}$  region', the slew rate of a tangent line to the actual signal from the dc level to  $V_{REF(dc)}$  level is used for derating value (see Figure 9).

For a valid transition the input signal has to remain above/below V<sub>IH/IL(ac)</sub> for some time t<sub>VAC</sub> (see Table 17).

Although for slow slew rates the total setup time might be negative (i.e. a valid input signal will not have reached  $V_{IH/IL(ac)}$  at the time of the rising clock transition) a valid input signal is still required to complete the transition and reach  $V_{IH/IL(ac)}$ . For slew rates in between the values listed in the tables the derating values may obtained by linear interpolation. These values are typically not subject to production test. They are verified by design and characterization.

Table 15 - Data Setup and Hold Base-Values

Units [ps]	DDR3-1066	DDR3-1333	reference		
tDS (base)	25	-10	V <sub>IH/L(ac)</sub>		
tDH (base)	100	65	V <sub>IH/L(dc)</sub>		

Note: (ac/dc referenced for 1V/ns DQ-slew rate and 2 V/ns DQS-slew rate)



Table 16 - Derating values DDR3-1066 tDS/tDH - ac/dc based

						∆tDS,	∆DH dei	rating i	n [ps] A	C/DC b	ased <sup>a</sup>						
			DQS, DQS Differential Slew Rate														
	•	4.0 V/ns 3.0 V/ns		V/ns	2.0 V/ns		1.8 V/ns		1.6 V/ns		1.4 V/ns		1.2 V/ns		1.0 V/ns		
	•	∆tDS	∆tDH	∆tDS	∆tDH	∆tDS	∆tDH	∆tDS	∆tDH	∆tDS	∆tDH	∆tDS	∆tDH	∆tDS	∆tDH	∆tDS	∆tDH
	2.0	88	50	88	50	88	50	-	-	-	-	-	-	-	-	-	-
	1.5	59	34	59	34	59	34	67	42	-	-	-	-	-	-	-	-
	1.0	0	0	0	0	0	0	8	8	16	16	-	-	-	-	-	-
DQ	0.9	-	-	-2	-4	-2	-4	6	4	14	12	22	20	-	-	-	-
Slew rate	0.8	-	-	-	-	-6	-10	2	-2	10	6	18	14	26	24	-	-
V/ns	0.7	-	-	-	-	-	-	-3	-8	5	0	13	8	21	18	29	34
	0.6	-	-	-	-	-	-	-	-	-1	-10	7	-2	15	8	23	24
	0.5	-	-	-	-	-	-	-	-	-	-	-11	-16	-2	-6	5	10
	0.4	-	-	-	-	-	-	-	-	-	-	-	-	-30	-26	-22	-10

a.Cell contents shaded in red are defined as 'not supported'.

Table 17 - Required time  $t_{\mbox{\scriptsize VAC}}$  above VIH (ac) {below VIL (ac)} for valid transition

Slew Rate [V/ns]	t <sub>VAC</sub>	[ps]
	min	max
> 2.0	75	-
2.0	57	-
1.5	50	-
1.0	38	-
0.9	34	-
0.8	29	-
0.7	22	-
0.6	13	-
0.5	0	-
< 0.5	0	-






Figure 7 - Illustration of nominal slew rate and  $t_{VAC}$  for hold setup  $t_{DS}$  (for DQ with respect to strobe) and  $t_{IS}$  (for ADD/CMD with respect to clock).






Figure 8 - Illustration of nominal slew rate for hold time  $t_{DH}$  (for DQ with respect to strobe) and  $t_{IH}$  (for ADD/CMD with respect to clock).






Figure 9 - Illustration of tangent line for setup time  $t_{DS}$  (for DQ with respect to strobe) and  $t_{IS}$  (for ADD/CMD with respect to clock).








Figure 10 - Illustration of tangent line for hold time  $t_{DH}$  (for DQ with respect to strobe) and  $t_{IH}$  (for ADD/CMD with respect to clock).



# 12. Package Dimensions

# 12.1 Package Dimension(x4/x8); 82Ball Fine Pitch Ball Grid Array Outline





**BOTTOM VIEW**