

August 1989 Revised August 2000

# 100301

# Low Power Triple 5-Input OR/NOR Gate

## **General Description**

The 100301 is a monolithic triple 5-input OR/NOR gate. All inputs have 50  $k\Omega$  pull-down resistors and all outputs are buffered.

#### **Features**

- 23% power reduction of the 100101
- 2000V ESD protection
- Pin/function compatible with 100101

**Connection Diagrams** 


- Voltage compensated operating range = -4.2V to -5.7V
- Available to industrial grade temperature range (PLCC package only)

## **Ordering Code:**


Order Number	Package Number	Package Description
100301SC	M24B	24-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300 Wide
100301PC	N24E	24-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-010, 0.400 Wide
100301QC	V28A	28-Lead Plastic Lead Chip Carrier (PLCC), JEDEC MO-047, 0.450 Square
100301QI		28-Lead Plastic Lead Chip Carrier (PLCC), JEDEC MO-047, 0.450 Square Industrial Temperature Range (-40°C to +85°C)

Devices also available in Tape and Reel. Specify by appending the suffix letter "X" to the ordering code.

# **Logic Symbol**



#### Voc




24-Pin DIP/SOIC

## **Pin Descriptions**

Pin Names	Description
D <sub>na</sub> , D <sub>nb</sub> , D <sub>nc</sub>	Data Inputs
O <sub>a</sub> , O <sub>b</sub> , O <sub>c</sub>	Data Outputs
$\overline{O}_a, \overline{O}_b, \overline{O}_c$	Complementary Data Outputs

#### 28-Pin PLCC



© 2000 Fairchild Semiconductor Corporation

DS010579

www.fairchildsemi.com

# **Truth Table**

		Out	Outputs			
D <sub>1a</sub> , D <sub>1b</sub> , D <sub>1c</sub>	D <sub>2a</sub> , D <sub>2b</sub> , D <sub>2c</sub>	D <sub>3a</sub> , D <sub>3b</sub> , D <sub>3c</sub>	D <sub>4a</sub> , D <sub>4b</sub> , D <sub>4c</sub>	D <sub>5a</sub> , D <sub>5b</sub> , D <sub>5c</sub>	O <sub>a</sub> , O <sub>b</sub> , O <sub>c</sub>	$\overline{O}_a, \overline{O}_b, \overline{O}_c$
L	L	L	L	L	L	Н
L	L	L	L	Н	Н	L
L	L	L	Н	L	Н	L
L	L	L	Н	Н	Н	L
L	L	Н	L	L	Н	L
L	L	Н	L	Н	Н	L
L	L	Н	Н	L	Н	L
L	L	Н	Н	Н	Н	L
L	Н	L	L	L	Н	L
L	Н	L	L	Н	Н	L
L	Н	L	Н	L	Н	L
L	Н	L	Н	Н	Н	L
L	Н	Н	L	L	Н	L
L	Н	Н	L	Н	Н	L
L	Н	Н	Н	L	Н	L
L	Н	Н	Н	Н	Н	L
Н	L	L	L	L	Н	L
Н	L	L	L	Н	Н	L
Н	L	L	Н	L	Н	L
Н	L	L	Н	Н	Н	L
Н	L	Н	L	L	Н	L
Н	L	Н	L	Н	Н	L
Н	L	Н	Н	L	Н	L
Н	L	Н	Н	Н	Н	L
Н	Н	L	L	L	Н	L
Н	Н	L	L	Н	Н	L
Н	Н	L	Н	L	Н	L
Н	Н	L	Н	Н	Н	L
Н	Н	Н	L	L	Н	L
Н	Н	Н	L	Н	Н	L
Н	Н	Н	Н	L	Н	L
Н	Н	Н	Н	Н	Н	L

H = HIGH Voltage Level L = LOW Voltage Level

# **Absolute Maximum Ratings**(Note 1)

# Recommended Operating Conditions

Case Temperature (T<sub>C</sub>)

 $\begin{array}{ccc} \text{Commercial} & 0^{\circ}\text{C to } +85^{\circ}\text{C} \\ \text{Industrial} & -40^{\circ}\text{C to } +85^{\circ}\text{C} \\ \text{Supply Voltage (V}_{\text{EE}}) & -5.7\text{V to } -4.2\text{V} \end{array}$ 

Note 1: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the Electrical Characteristics tables are not guaranteed at the absolute maximum rating. The "recommended Operating Conditions" table will define the conditions for actual device operation.

Note 2: ESD testing conforms to MIL-STD-883, Method 3015.

#### **Commercial Version**

## **DC Electrical Characteristics** (Note 3)

 $V_{EE} = -4.2V$  to -5.7V,  $V_{CC} = V_{CCA} = GND$ ,  $T_{C} = 0$ °C to +85°C

Symbol	Parameter	Min	Тур	Max	Units	Conditions		
V <sub>OH</sub>	Output HIGH Voltage	-1025	-955	-870	mV	$V_{IN} = V_{IH(Max)}$ or $V_{IL(Min)}$	Loading with	
V <sub>OL</sub>	Output LOW Voltage	-1830	-1705	-1620	mV	VIN - VIH(Max) Of VIL(Min)	$50\Omega$ to $-2.0V$	
V <sub>OHC</sub>	Output HIGH Voltage	-1035			mV	$V_{IN} = V_{IH(Min)}$ or $V_{IL(Max)}$	Loading with	
V <sub>OLC</sub>	Output LOW Voltage			-1610	mV	VIN - VIH(Min) Of VIL(Max)	$50\Omega$ to $-2.0V$	
V <sub>IH</sub>	Input HIGH Voltage	-1165		-870	mV	Guaranteed HIGH Signal for All Input	S	
V <sub>IL</sub>	Input LOW Voltage	-1830		-1475	mV	Guaranteed LOW Signal for All Inputs		
I <sub>IL</sub>	Input LOW Current	0.50			μΑ	$V_{IN} = V_{IL(Min)}$		
I <sub>IH</sub>	Input HIGH Current			240	μΑ	$V_{IN} = V_{IH(Max)}$		
I <sub>EE</sub>	Power Supply Current	-29	-17	-15	mA	Inputs OPEN		

**Note 3:** The specified limits represent the "worst case" value for the parameter. Since these values normally occur at the temperature extremes, additional noise immunity and guardbanding can be achieved by decreasing the allowable system operating ranges. Conditions for testing shown in the tables are chosen to guarantee operation under "worst case" conditions.

#### **DIP AC Electrical Characteristics**

 $V_{EE} = -4.2V$  to -5.7V,  $V_{CC} = V_{CCA} = GND$ 

Symbol	Parameter	$T_C = 0^{\circ}C$		$T_C = +25^{\circ}C$		T <sub>C</sub> = +85°C		Units	Conditions
Oyillboi		Min	Max	Min	Max	Min	Max	Onits	Conditions
t <sub>PLH</sub>	Propagation Delay	0.50	1.10	0.50	1.15	0.50	1.20	ns	Figures 1, 2
t <sub>PHL</sub>	Data to Output	0.50	1.10	0.50	1.10	0.50	1.20	113	(Note 4)
t <sub>TLH</sub>	Transition Time	0.40	1.20	0.40	1.20	0.40	1.20	ns	Figures 1, 2
t <sub>THL</sub>	20% to 80%, 80% to 20%	0.40	1.20	0.40	1.20	0.40	1.20	113	riguies i, z

Note 4: The propagation delay specified is for single output switching. Delays may vary up to 100 ps with multiple outputs switching.

# Commercial Version (Continued) SOIC and PLCC AC Electrical Characteristics

 $\rm V_{EE} = -4.2V$  to  $-5.7V,~V_{CC} = V_{CCA} = GND$ 

Symbol	Parameter	T <sub>C</sub> =	$T_C = 0^{\circ}C$		$T_C = +25^{\circ}C$		$T_C = +85^{\circ}C$		Conditions
Cymbol		Min	Max	Min	Max	Min	Max	Units	Conditions
t <sub>PLH</sub>	Propagation Delay	0.50	1.00	0.50	1.05	0.50	1.10	no	Figures 1, 2
t <sub>PHL</sub>	Data to Output	0.50	1.00	0.50	1.05	0.50	1.10	ns	(Note 5)
t <sub>TLH</sub>	Transition Time	0.40	1.10	0.40	1.10	0.40	1.10	ns	Figures 1, 2
$t_{THL}$	20% to 80%, 80% to 20%	0.40	1.10	0.40	1.10	0.40	1.10	115	rigules 1, 2
toshl	Maximum Skew Common Edge								PLCC Only
	Output-to-Output Variation		240		240		240	ps	(Note 6)
	Data to Output Path								
toslh	Maximum Skew Common Edge								PLCC Only
	Output-to-Output Variation		330		330		330	ps	(Note 6)
	Data to Output Path								
t <sub>OST</sub>	Maximum Skew Opposite Edge								PLCC Only
	Output-to-Output Variation		330		330		330	ps	(Note 6)
	Data to Output Path								
t <sub>PS</sub>	Maximum Skew								PLCC Only
	Pin (Signal) Transition Variation		230		230		230	ps	(Note 6)
	Data to Output Path								

Note 5: The propagation delay specified is for single output switching. Delays may vary up to 100 ps with multiple outputs switching.

Note 6: Output-to-Output Skew is defined as the absolute value of the difference between the actual propagation delay for any outputs within the same packaged device. The specifications apply to any outputs switching in the same direction either HIGH-to-LOW (t<sub>OSHL</sub>), or LOW-to-HIGH (t<sub>OSLH</sub>), or in opposite directions both HL and LH (t<sub>OST</sub>). Parameters t<sub>OST</sub> and t<sub>PS</sub> guaranteed by design.

## **Industrial Version**

#### PLCC DC Electrical Characteristics (Note 7)

 $\rm V_{EE} = -4.2V$  to  $-5.7V,~V_{CC} = V_{CCA} = GND,~T_{C} = -40^{\circ}C$  to  $+85^{\circ}C$ 

Symbol	Parameter	$T_C = -40^{\circ}C$		$T_C = 0^{\circ}C \text{ to } +85^{\circ}C$		Units	Conditions		
Cymbol	i didilictoi	Min	Max	Min	Max	Omio	Condition	•	
V <sub>OH</sub>	Output HIGH Voltage	-1085	-870	-1025	-870	mV	$V_{IN} = V_{IH(Max)}$	Loading with	
V <sub>OL</sub>	Output LOW Voltage	-1830	-1575	-1830	-1620	mV	or V <sub>IL(Min)</sub>	$50\Omega$ to $-2.0\text{V}$	
V <sub>OHC</sub>	Output HIGH Voltage	-1095		-1035		mV	$V_{IN} = V_{IH(Min)}$	Loading with	
V <sub>OLC</sub>	Output LOW Voltage		-1565		-1610	mV	or V <sub>IL(Max)</sub>	$50\Omega$ to $-2.0\text{V}$	
V <sub>IH</sub>	Input HIGH Voltage	-1170	-870	-1165	-870	mV	Guaranteed HIGH Signal f	for All Inputs	
V <sub>IL</sub>	Input LOW Voltage	-1830	-1480	-1830	-1475	mV	Guaranteed LOW Signal for	or All Inputs	
I <sub>IL</sub>	Input LOW Current	0.50		0.50		μΑ	$V_{IN} = V_{IL(Min)}$		
I <sub>IH</sub>	Input HIGH Current		240		240	μΑ	$V_{IN} = V_{IH(Max)}$		
I <sub>EE</sub>	Power Supply Current	-29	-15	-29	-15	mA	Inputs Open		

Note 7: The specified limits represent the "worst case" value for the parameter. Since these values normally occur at the temperature extremes, additional noise immunity and guardbanding can be achieved by decreasing the allowable system operating ranges. Conditions for testing shown in the tables are chosen to guarantee operation under "worst case" conditions.


#### **PLCC AC Electrical Characteristics**

 $\rm V_{\mbox{\footnotesize EE}} = -4.2 \mbox{\footnotesize V}$  to  $-5.7 \mbox{\footnotesize V}, \mbox{\footnotesize $V_{\mbox{\footnotesize CC}} = V_{\mbox{\footnotesize CCA}} = \mbox{\footnotesize GND}}$ 

Symbol	Parameter	$T_C = -40^{\circ}C$		$T_C = +25^{\circ}C$		T <sub>C</sub> = +85°C		Units	Conditions
Cymbol		Min	Max	Min	Max	Min	Max	Offics	Conditions
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation Delay Data to Output	0.40	1.00	0.50	1.05	0.50	1.10	ns	Figures 1, 2 (Note 8)
t <sub>TLH</sub>	Transition Time 20% to 80%, 80% to 20%	0.30	1.10	0.40	1.10	0.40	1.10	ns	Figures 1, 2

Note 8: The propagation delay specified is for single output switching. Delays may vary up to 100 ps with multiple outputs switching.

# **Test Circuitry**



#### Notes:

 $\mathrm{V_{CC}},\,\mathrm{V_{CCA}}=+2\mathrm{V},\,\mathrm{V_{EE}}=-2.5\mathrm{V}$ 

L1 and L2 = equal length  $50\Omega$  impedance lines

 $R_T = 50\Omega$  terminator internal to scope

Decoupling 0.1  $\mu\text{F}$  from GND to  $\text{V}_{\text{CC}}$  and  $\text{V}_{\text{EE}}$ 

All unused outputs are loaded with  $50\Omega$  to GND

 $C_L = Fixture$  and stray capacitance  $\leq 3 \ pF$ 

FIGURE 1. AC Test Circuit

# **Switching Waveforms**






FIGURE 2. Propagation Delay and Transition Times

www.fairchildsemi.com



www.fairchildsemi.com

## Physical Dimensions inches (millimeters) unless otherwise noted (Continued)



28-Lead Plastic Lead Chip Carrier (PLCC), JEDEC MO-047, 0.450 Square Package Number V28A

Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.

#### LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

www.fairchildsemi.com

www.fairchildsemi.com

7