

## MOS FIELD EFFECT TRANSISTOR $\mu$ PA2790GR

### SWITCHING N- AND P-CHANNEL POWER MOS FET

#### **DESCRIPTION**

The  $\mu$  PA2790GR is N- and P-channel MOS Field Effect

Transistors designed for Motor Drive application.

#### **FEATURES**

• Low on-state resistance

N-channel R<sub>DS(on)1</sub> = 28 m $\Omega$  MAX. (V<sub>GS</sub> = 10 V, I<sub>D</sub> = 3 A)

 $R_{DS(on)2}$  = 40 m $\Omega$  MAX. (Vgs = 4.5 V, ID = 3 A)

P-channel RDS(on)1 = 60 m $\Omega$  MAX. (VGS = -10 V, ID = -3 A)

 $R_{DS(on)2} = 80 \text{ m}\Omega \text{ MAX.} \text{ (Vgs} = -4.5 \text{ V, ID} = -3 \text{ A)}$ 

• Low input capacitance

N-channel Ciss = 500 pF TYP.


P-channel Ciss = 460 pF TYP.

- Built-in gate protection diode
- Small and surface mount package (Power SOP8)


#### **ORDERING INFORMATION**

PART NUMBER	PACKAGE
μPA2790GR	Power SOP8

#### PACKAGE DRAWING (Unit: mm)



#### **EQUIVALENT CIRCUITS**



Remark The diode connected between the gate and source of the transistor serves as a protector against ESD.

When this device actually used, an additional protection circuit is externally required if a voltage exceeding the rated voltage may be applied to this device.

The information in this document is subject to change without notice. Before using this document, please confirm that this is the latest version. Not all products and/or types are available in every country. Please check with an NEC Electronics sales representative for availability and additional information.

Document No. G16954EJ3V0DS00 (3rd edition) Date Published September 2006 NS CP(K) Printed in Japan

© NEC Electronics Corporation 2004

The mark <R> shows major revised points.

#### ABSOLUTE MAXIMUM RATINGS (TA = 25°C. All terminals are connected.)

PARAMETER	SYMBOL	N-CHANNEL	P-CHANNEL	UNIT
Drain to Source Voltage (V <sub>GS</sub> = 0 V)	VDSS	30	-30	V
Gate to Source Voltage (V <sub>DS</sub> = 0 V)	Vgss	±20	∓20	V
Drain Current (DC)	I <sub>D(DC)</sub>	±6	∓6	А
Drain Current (pulse) Note1	ID(pulse)	±24	∓24	А
Total Power Dissipation (1 unit) Note2	PT	1	W	
Total Power Dissipation (2 units) Note2	Рт	2	W	
Channel Temperature	Tch	150		°C
Storage Temperature	Tstg	-55 to +150		°C
Single Avalanche Current Note3	las	6	-6	А
Single Avalanche Energy Note3	Eas	3.6	3.6	mJ

**Notes 1.** PW  $\leq$  10  $\mu$ s, Duty Cycle  $\leq$  1%

- 2. Mounted on ceramic substrate of 2000  $\mbox{mm}^2\,\mbox{x 1.6 mm}$
- 3. Starting Tch = 25°C, VdD =  $\frac{1}{2}$ x Vdss, Rg = 25  $\Omega$ , L = 100  $\mu$ H, Vgs = Vgss  $\rightarrow$  0 V

#### **ELECTRICAL CHARACTERISTICS (TA = 25°C. All terminals are connected.)**


#### N-channel

CHARACTERISTICS	SYMBOL	TEST CONDITIONS	MIN.	TYP.	MAX.	UNIT
Zero Gate Voltage Drain Current	Ipss	V <sub>DS</sub> = 30 V, V <sub>GS</sub> = 0 V			10	μA
Gate Leakage Current	Igss	V <sub>GS</sub> = ±16 V, V <sub>DS</sub> = 0 V			±10	μΑ
Gate Cut-off Voltage	V <sub>GS(off)</sub>	V <sub>DS</sub> = 10 V, I <sub>D</sub> = 1 mA	1.5		2.5	V
Forward Transfer Admittance Note	<b>y</b> fs	V <sub>DS</sub> = 10 V, I <sub>D</sub> = 3 A	2			S
Drain to Source On-state Resistance Note	RDS(on)1	V <sub>GS</sub> = 10 V, I <sub>D</sub> = 3 A		21	28	mΩ
	RDS(on)2	V <sub>GS</sub> = 4.5 V, I <sub>D</sub> = 3 A		28	40	mΩ
	RDS(on)3	V <sub>GS</sub> = 4.0 V, I <sub>D</sub> = 3 A		34	53	mΩ
Input Capacitance	Ciss	V <sub>DS</sub> = 10 V		500		pF
Output Capacitance	Coss	V <sub>GS</sub> = 0 V		135		pF
Reverse Transfer Capacitance	Crss	f = 1 MHz		77		pF
Turn-on Delay Time	t <sub>d(on)</sub>	V <sub>DD</sub> = 15 V, I <sub>D</sub> = 3 A		9.2		ns
Rise Time	tr	V <sub>GS</sub> = 10 V		8.8		ns
Turn-off Delay Time	t <sub>d(off)</sub>	R <sub>G</sub> = 10 Ω		28		ns
Fall Time	tf			7.4		ns
Total Gate Charge	QG	I <sub>D</sub> = 6 A		12.6		nC
Gate to Source Charge	QGS	V <sub>DD</sub> = 24 V		1.7		nC
Gate to Drain Charge	Q <sub>GD</sub>	V <sub>GS</sub> = 10 V		3.8		nC
Body Diode Forward Voltage Note	V <sub>F(S-D)</sub>	I <sub>F</sub> = 6 A, V <sub>GS</sub> = 0 V		0.85		V
Reverse Recovery Time	<b>t</b> rr	IF = 6 A, VGS = 0 V		18		ns
Reverse Recovery Charge	Qrr	di/dt = 100 A/μs		11		nC


Note Pulsed

#### TEST CIRCUIT 1 AVALANCHE CAPABILITY

## $\begin{array}{c|c} D.U.T. \\ \hline R_G = 25 \ \Omega \\ \hline PG. \ \bigcap \\ \lessgtr 50 \ \Omega \end{array} \begin{array}{c} V_{DD} \\ \hline \end{array}$



#### TEST CIRCUIT 2 SWITCHING TIME



#### **TEST CIRCUIT 3 GATE CHARGE**

#### P-channel


CHARACTERISTICS	SYMBOL	TEST CONDITIONS	MIN.	TYP.	MAX.	UNIT
Zero Gate Voltage Drain Current	Ipss	V <sub>DS</sub> = -30 V, V <sub>GS</sub> = 0 V			-10	μΑ
Gate Leakage Current	Igss	V <sub>GS</sub> = ∓16 V, V <sub>DS</sub> = 0 V			∓10	μА
Gate Cut-off Voltage	V <sub>GS(off)</sub>	V <sub>DS</sub> = -10 V, I <sub>D</sub> = -1 mA	-1.0		-2.5	V
Forward Transfer Admittance Note	yfs	V <sub>DS</sub> = -10 V, I <sub>D</sub> = -3 A	2			S
Drain to Source On-state Resistance Note	R <sub>DS(on)1</sub>	V <sub>GS</sub> = -10 V, I <sub>D</sub> = -3 A		43	60	mΩ
	R <sub>DS(on)2</sub>	$V_{GS} = -4.5 \text{ V}, I_D = -3 \text{ A}$		58	80	mΩ
	R <sub>DS(on)3</sub>	$V_{GS} = -4.0 \text{ V}, I_{D} = -3 \text{ A}$		65	110	mΩ
Input Capacitance	Ciss	V <sub>DS</sub> = -10 V		460		pF
Output Capacitance	Coss	V <sub>GS</sub> = 0 V		130		pF
Reverse Transfer Capacitance	Crss	f = 1 MHz		77		pF
Turn-on Delay Time	t <sub>d(on)</sub>	V <sub>DD</sub> = -15 V, I <sub>D</sub> = -3 A		8.5		ns
Rise Time	tr	V <sub>GS</sub> = -10 V		4.8		ns
Turn-off Delay Time	t <sub>d(off)</sub>	R <sub>G</sub> = 10 Ω		42		ns
Fall Time	tr			19		ns
Total Gate Charge	QG	I <sub>D</sub> = -6 A		11		nC
Gate to Source Charge	Qgs	V <sub>DD</sub> = -24 V		1.7		nC
Gate to Drain Charge	Q <sub>GD</sub>	V <sub>GS</sub> = -10 V		3.3		nC
Body Diode Forward Voltage Note	V <sub>F(S-D)</sub>	I <sub>F</sub> = 6 A, V <sub>GS</sub> = 0 V		0.92		V
Reverse Recovery Time	trr	I <sub>F</sub> = 6 A, V <sub>GS</sub> = 0 V		21		ns
Reverse Recovery Charge	Qrr	di/dt = 100 A/ <i>μ</i> s		12		nC

Note Pulsed

#### TEST CIRCUIT 1 AVALANCHE CAPABILITY

# $PG. \square \Rightarrow 50 \Omega$ $V_{GS} = -20 \rightarrow 0 \text{ V} \square \square \square$ $V_{DD}$ $V_{DS}$ $V_{DD}$ $V_{DD}$

#### **TEST CIRCUIT 2 SWITCHING TIME**





#### TEST CIRCUIT 3 GATE CHARGE

$$\begin{array}{c|c} D.U.T. \\ \hline \\ IG = -2 \text{ mA} \\ \hline \\ \hline \\ PG. \\ \hline \\ \end{array} \begin{array}{c} SRL \\ \hline \\ \\ \hline \\ \end{array}$$

#### TYPICAL CHARACTERISTICS (TA = 25°C)


#### (1) N-channel







TA - Ambient Temperature - °C

#### FORWARD BIAS SAFE OPERATING AREA









 $\mu$ PA2790GR NEC


#### DRAIN TO SOURCE VOLTAGE 25 10 V 4.5 V 20 Ip - Drain Current - A V<sub>GS</sub> = 4.0 V 15 10 5 Pulsed 0


DRAIN CURRENT vs.







FORWARD TRANSFER CHARACTERISTICS











Res(on) - Drain to Source On-state Resistance - mΩ


#### DRAIN TO SOURCE ON-STATE RESISTANCE vs. CHANNEL TEMPERATURE




#### CAPACITANCE vs. DRAIN TO SOURCE VOLTAGE




#### SWITCHING CHARACTERISTICS




DYNAMIC INPUT/OUTPUT CHARACTERISTICS



#### SOURCE TO DRAIN DIODE FORWARD VOLTAGE




REVERSE RECOVERY TIME vs. DIODE FORWARD CURRENT




IF - Diode Forward Current - A

 $\mu$ PA2790GR


#### (2) P-channel







T<sub>A</sub> - Ambient Temperature - °C


#### FORWARD BIAS SAFE OPERATING AREA





TRANSIENT THERMAL RESISTANCE vs. PULSE WIDTH













V<sub>GS</sub> - Gate to Source Voltage - V

FORWARD TRANSFER CHARACTERISTICS






 $\mu$ PA2790GR


#### **NEC**


Res(on) - Drain to Source On-state Resistance - mΩ

#### DRAIN TO SOURCE ON-STATE RESISTANCE vs. CHANNEL TEMPERATURE




#### CAPACITANCE vs. DRAIN TO SOURCE VOLTAGE






DYNAMIC INPUT/OUTPUT CHARACTERISTICS




Ves - Gate to Source Voltage - V

SOURCE TO DRAIN DIODE FORWARD VOLTAGE



REVERSE RECOVERY TIME vs. DIODE FORWARD CURRENT



NEC  $\mu$ PA2790GR

• The information in this document is current as of September, 2006. The information is subject to change without notice. For actual design-in, refer to the latest publications of NEC Electronics data sheets or data books, etc., for the most up-to-date specifications of NEC Electronics products. Not all products and/or types are available in every country. Please check with an NEC Electronics sales representative for availability and additional information.

- No part of this document may be copied or reproduced in any form or by any means without the prior
  written consent of NEC Electronics. NEC Electronics assumes no responsibility for any errors that may
  appear in this document.
- NEC Electronics does not assume any liability for infringement of patents, copyrights or other intellectual property rights of third parties by or arising from the use of NEC Electronics products listed in this document or any other liability arising from the use of such products. No license, express, implied or otherwise, is granted under any patents, copyrights or other intellectual property rights of NEC Electronics or others.
- Descriptions of circuits, software and other related information in this document are provided for illustrative
  purposes in semiconductor product operation and application examples. The incorporation of these
  circuits, software and information in the design of a customer's equipment shall be done under the full
  responsibility of the customer. NEC Electronics assumes no responsibility for any losses incurred by
  customers or third parties arising from the use of these circuits, software and information.
- While NEC Electronics endeavors to enhance the quality, reliability and safety of NEC Electronics products, customers agree and acknowledge that the possibility of defects thereof cannot be eliminated entirely. To minimize risks of damage to property or injury (including death) to persons arising from defects in NEC Electronics products, customers must incorporate sufficient safety measures in their design, such as redundancy, fire-containment and anti-failure features.
- NEC Electronics products are classified into the following three quality grades: "Standard", "Special" and
  "Specific".
  - The "Specific" quality grade applies only to NEC Electronics products developed based on a customerdesignated "quality assurance program" for a specific application. The recommended applications of an NEC Electronics product depend on its quality grade, as indicated below. Customers must check the quality grade of each NEC Electronics product before using it in a particular application.
  - "Standard": Computers, office equipment, communications equipment, test and measurement equipment, audio and visual equipment, home electronic appliances, machine tools, personal electronic equipment and industrial robots.
  - "Special": Transportation equipment (automobiles, trains, ships, etc.), traffic control systems, anti-disaster systems, anti-crime systems, safety equipment and medical equipment (not specifically designed for life support).
  - "Specific": Aircraft, aerospace equipment, submersible repeaters, nuclear reactor control systems, life support systems and medical equipment for life support, etc.

The quality grade of NEC Electronics products is "Standard" unless otherwise expressly specified in NEC Electronics data sheets or data books, etc. If customers wish to use NEC Electronics products in applications not intended by NEC Electronics, they must contact an NEC Electronics sales representative in advance to determine NEC Electronics' willingness to support a given application.

#### (Note)

- (1) "NEC Electronics" as used in this statement means NEC Electronics Corporation and also includes its majority-owned subsidiaries.
- (2) "NEC Electronics products" means any product developed or manufactured by or for NEC Electronics (as defined above).

M8E 02.11-1