

# MOS FIELD EFFECT TRANSISTOR $\mu$ PA2791GR

# SWITCHING N- AND P-CHANNEL POWER MOS FET

#### **DESCRIPTION**

The  $\mu$ PA2791GR is N- and P-channel MOS Field Effect Transistors designed for switching application.

#### **FEATURES**

• Low on-state resistance

N-channel R<sub>DS(on)1</sub> = 36.0 m $\Omega$  MAX. (V<sub>GS</sub> = 10 V, I<sub>D</sub> = 3.0 A)

 $R_{DS(on)2} = 50.0 \text{ m}\Omega \text{ MAX.} \text{ (Vgs} = 4.5 \text{ V, ID} = 3.0 \text{ A)}$ 

P-channel RDS(on)1 = 82 m $\Omega$  MAX. (VGS = -10 V, ID = -3.0 A)

 $R_{DS(on)2}$  = 110  $m\Omega$  MAX. (Vgs = -4.5 V, Ip = -3.0 A)


· Low gate charge

N-channel Qg = 10 nC TYP. (Vgs = 10 V)

P-channel Qg = 8.3 nC TYP. (Vgs = -10 V)

- Built-in gate protection diode
- Small and surface mount package (Power SOP8)

# PACKAGE DRAWING (Unit: mm)




#### ORDERING INFORMATION

| PART NUMBER          | LEAD PLATING | PACKING   | PACKAGE    |  |
|----------------------|--------------|-----------|------------|--|
| μPA2791GR-E1-AT Note | Pure Sn      | Tape 2500 | Power SOP8 |  |
| μPA2791GR-E2-AT Note | Fule Sil     | p/reel    | Fowel SOF6 |  |

Note Pb-free (This product does not contain Pb in the external electrode and other parts.)

# **EQUIVALENT CIRCUIT**



**Remark** The diode connected between the gate and source of the transistor serves as a protector against ESD. When this device actually used, an additional protection circuit is externally required if a voltage exceeding the rated voltage may be applied to this device.

Caution This product is electrostatic-sensitive device due to low ESD capability and should be handled with caution for electrostatic discharge.  $V_{ESD} \pm 600 \text{ V TYP.}$  (C = 100 pF, R = 1.5 k $\Omega$ )

The information in this document is subject to change without notice. Before using this document, please confirm that this is the latest version. Not all products and/or types are available in every country. Please check with an NEC Electronics sales representative for availability and additional information.

Document No. G18207EJ2V0DS00 (2nd edition)
Date Published November 2007 NS
Printed in Japan

© NEC Electronics Corporation 2006, 2007

The mark <R> shows major revised points.

The revised points can be easily searched by copying an "<R>" in the PDF file and specifying it in the "Find what:" field.

# ABSOLUTE MAXIMUM RATINGS (TA = 25°C. All terminals are connected.)

| PARAMETER                               | SYMBOL                | N-CHANNEL   | P-CHANNEL   | UNIT |
|---|-----------------------|-------------|-------------|------|
| TAIVAINETEIX                            | OTIVIDOL              | N-OHAMMEL   | 1 -OHAMINEE | ONT  |
| Drain to Source Voltage (Vgs = 0 V)     | VDSS                  | 30          | -30         | V    |
| Gate to Source Voltage (VDS = 0 V)      | Vgss                  | ±20         | ∓20         | V    |
| Drain Current (DC) (Tc = 25°C) Note2    | I <sub>D(DC)</sub>    | ±5          | ∓5          | Α    |
| Drain Current (pulse) Note1             | I <sub>D(pulse)</sub> | ±20         | ∓20         | Α    |
| Total Power Dissipation (1 unit) Note2  | P <sub>T1</sub>       | 1.7         |             | W    |
| Total Power Dissipation (2 units) Note2 | Рт2                   | 2.0         |             | W    |
| Channel Temperature                     | Tch                   | 150         |             | °C   |
| Storage Temperature                     | Tstg                  | −55 to +150 |             | °C   |
| Single Avalanche Current Note3          | las                   | 5           | -5          | Α    |
| Single Avalanche Energy Note3           | Eas                   | 2.5         |             | mJ   |

**Notes 1.** PW  $\leq$  10  $\mu$ s, Duty Cycle  $\leq$  1%

- 2. Mounted on ceramic substrate of 2000 mm<sup>2</sup> x 1.6 mmt
- <R> 3. Starting Tch = 25°C, Vdd = 1/2 x Vdss, Rg = 25  $\Omega$ , L = 100  $\mu$ H, Vgs = Vgss  $\rightarrow$  0 V



# **ELECTRICAL CHARACTERISTICS (TA = 25°C. All terminals are connected.)**


# N-channel

| CHARACTERISTICS                          | SYMBOL               | TEST CONDITIONS                                 | MIN. | TYP. | MAX. | UNIT |
|--|----------------------|---|------|------|------|------|
| Zero Gate Voltage Drain Current          | IDSS                 | V <sub>DS</sub> = 30 V, V <sub>GS</sub> = 0 V   |      |      | 10   | μA   |
| Gate Leakage Current                     | Igss                 | V <sub>GS</sub> = ±16 V, V <sub>DS</sub> = 0 V  |      |      | ±10  | μA   |
| Gate to Source Cut-off Voltage           | V <sub>GS(off)</sub> | V <sub>DS</sub> = 10 V, I <sub>D</sub> = 1 mA   | 1.0  |      | 2.5  | ٧    |
| Forward Transfer Admittance Note         | yfs                  | V <sub>DS</sub> = 10 V, I <sub>D</sub> = 3 A    | 2.0  |      |      | S    |
| Drain to Source On-state Resistance Note | RDS(on)1             | V <sub>GS</sub> = 10 V, I <sub>D</sub> = 3.0 A  |      | 28.5 | 36.0 | mΩ   |
|  | R <sub>DS(on)2</sub> | V <sub>GS</sub> = 4.5 V, I <sub>D</sub> = 3.0 A |      | 36.0 | 50.0 | mΩ   |
| Input Capacitance                        | Ciss                 | V <sub>DS</sub> = 10 V,                         |      | 400  |      | pF   |
| Output Capacitance                       | Coss                 | V <sub>GS</sub> = 0 V,                          |      | 80   |      | pF   |
| Reverse Transfer Capacitance             | Crss                 | f = 1 MHz                                       |      | 50   |      | pF   |
| Turn-on Delay Time                       | t <sub>d(on)</sub>   | V <sub>DD</sub> = 15 V, I <sub>D</sub> = 3 A,   |      | 7    |      | ns   |
| Rise Time                                | tr                   | V <sub>GS</sub> = 10 V,                         |      | 4    |      | ns   |
| Turn-off Delay Time                      | t <sub>d(off)</sub>  | R <sub>G</sub> = 10 Ω                           |      | 21   |      | ns   |
| Fall Time                                | t <sub>f</sub>       |   |      | 5    |      | ns   |
| Total Gate Charge                        | Q <sub>G</sub>       | I <sub>D</sub> = 5 A,                           |      | 10   |      | nC   |
| Gate to Source Charge                    | Qgs                  | V <sub>DD</sub> = 24 V,                         |      | 1.5  |      | nC   |
| Gate to Drain Charge                     | Q <sub>GD</sub>      | V <sub>GS</sub> = 10 V                          |      | 2.7  |      | nC   |
| Body Diode Forward Voltage Note          | V <sub>F(S-D)</sub>  | I <sub>F</sub> = 5 A, V <sub>GS</sub> = 0 V     |      | 0.86 |      | V    |
| Reverse Recovery Time                    | trr                  | I <sub>F</sub> = 5 A, V <sub>GS</sub> = 0 V,    |      | 20   |      | ns   |
| Reverse Recovery Charge                  | Qrr                  | di/dt = 50 A/μs                                 |      | 16   |      | nC   |


Note Pulsed

# <R> TEST CIRCUIT 1 AVALANCHE CAPABILITY

# $V_{CS} = 20 \rightarrow 0 \text{ V}$ $PG. \bigcirc PG. \bigcirc PG.$



# TEST CIRCUIT 2 SWITCHING TIME



# **TEST CIRCUIT 3 GATE CHARGE**

$$\begin{array}{c|c} D.U.T. \\ \hline \\ IG = 2 \text{ mA} \\ \hline \\ VOD \end{array}$$

# P-channel


| CHARACTERISTICS                          | SYMBOL               | TEST CONDITIONS                                   | MIN. | TYP. | MAX. | UNIT |
|--|----------------------|---|------|------|------|------|
| Zero Gate Voltage Drain Current          | IDSS                 | V <sub>DS</sub> = -30 V, V <sub>GS</sub> = 0 V    |      |      | -10  | μΑ   |
| Gate Leakage Current                     | Igss                 | V <sub>GS</sub> = ∓16 V, V <sub>DS</sub> = 0 V    |      |      | ∓10  | μА   |
| Gate to Source Cut-off Voltage           | V <sub>GS(off)</sub> | $V_{DS} = -10 \text{ V}, I_{D} = -1 \text{ mA}$   | -1.0 |      | -2.5 | ٧    |
| Forward Transfer Admittance Note         | yfs                  | $V_{DS} = -10 \text{ V}, I_{D} = -3 \text{ A}$    | 1.0  |      |      | S    |
| Drain to Source On-state Resistance Note | R <sub>DS(on)1</sub> | $V_{GS} = -10 \text{ V}, I_D = -3.0 \text{ A}$    |      | 63   | 82   | mΩ   |
|  | R <sub>DS(on)2</sub> | V <sub>GS</sub> = -4.5 V, I <sub>D</sub> = -3.0 A |      | 79   | 110  | mΩ   |
| Input Capacitance                        | Ciss                 | V <sub>DS</sub> = -10 V,                          |      | 300  |      | pF   |
| Output Capacitance                       | Coss                 | V <sub>GS</sub> = 0 V,                            |      | 75   |      | pF   |
| Reverse Transfer Capacitance             | Crss                 | f = 1 MHz   |      | 60   |      | pF   |
| Turn-on Delay Time                       | t <sub>d(on)</sub>   | $V_{DD} = -15 \text{ V}, I_D = -3 \text{ A},$     |      | 8    |      | ns   |
| Rise Time                                | tr                   | V <sub>GS</sub> = -10 V,                          |      | 14   |      | ns   |
| Turn-off Delay Time                      | t <sub>d(off)</sub>  | R <sub>G</sub> = 10 Ω                             |      | 50   |      | ns   |
| Fall Time                                | t <sub>f</sub>       |   |      | 40   |      | ns   |
| Total Gate Charge                        | Q <sub>G</sub>       | I <sub>D</sub> = -5 A,                            |      | 8.3  |      | nC   |
| Gate to Source Charge                    | Qgs                  | V <sub>DD</sub> = -24 V,                          |      | 1.2  |      | nC   |
| Gate to Drain Charge                     | Q <sub>GD</sub>      | V <sub>GS</sub> = -10 V                           |      | 2.4  |      | nC   |
| Body Diode Forward Voltage Note          | V <sub>F(S-D)</sub>  | I <sub>F</sub> = 5 A, V <sub>GS</sub> = 0 V       |      | 0.96 |      | V    |
| Reverse Recovery Time                    | trr                  | I <sub>F</sub> = 5 A, V <sub>GS</sub> = 0 V,      |      | 37   |      | ns   |
| Reverse Recovery Charge                  | Qrr                  | di/dt = 50 A/μs                                   |      | 29   |      | nC   |


Note Pulsed

# <R> TEST CIRCUIT 1 AVALANCHE CAPABILITY

# $V_{GS} = -20 \rightarrow 0 \text{ V}$ $V_{DD}$ $V_{$

# **TEST CIRCUIT 2 SWITCHING TIME**






# **TEST CIRCUIT 3 GATE CHARGE**


$$\begin{array}{c|c} D.U.T. \\ \hline \\ I_G = -2 \text{ mA} \\ \hline \\ PG. \\ \hline \\ \end{array}$$

# TYPICAL CHARACTERISTICS (TA = 25°C)


# (1) N-channel




# TOTAL POWER DISSIPATION vs. AMBIENT TEMPERATURE




## FORWARD BIAS SAFE OPERATING AREA




#### TRANSIENT THERMAL RESISTANCE vs. PULSE WIDTH








DRAIN CURRENT vs.

















# DRAIN TO SOURCE ON-STATE RESISTANCE vs. CHANNEL TEMPERATURE




# CAPACITANCE vs. DRAIN TO SOURCE VOLTAGE




# SWITCHING CHARACTERISTICS




DYNAMIC INPUT/OUTPUT CHARACTERISTICS



# SOURCE TO DRAIN DIODE FORWARD VOLTAGE



REVERSE RECOVERY TIME vs. DIODE FORWARD CURRENT




7

td(on), tr, td(off), tr - Switching Time - ns


# (2) P-channel

# SAFE OPERATING AREA


DERATING FACTOR OF FORWARD BIAS




# TOTAL POWER DISSIPATION vs. AMBIENT TEMPERATURE





# FORWARD BIAS SAFE OPERATING AREA



#### TRANSIENT THERMAL RESISTANCE vs. PULSE WIDTH








-0.0001


0


FORWARD TRANSFER CHARACTERISTICS


-2 V<sub>GS</sub> - Gate to Source Voltage - V

-3












## 160 140 120 100 80 10 V 60 40 $I_D = -3.0 \text{ A}^{-}$ 20 Pulsed 0 -50 0 50 100 150 Tch - Channel Temperature - °C

R<sub>DS(m)</sub> - Drain to Source On-state Resistance - mΩ


td(on), tr, td(off), tr - Switching Time - ns


# CAPACITANCE vs. DRAIN TO SOURCE VOLTAGE



SWITCHING CHARACTERISTICS


DYNAMIC INPUT/OUTPUT CHARACTERISTICS






REVERSE RECOVERY TIME vs.

# SOURCE TO DRAIN DIODE FORWARD VOLTAGE






IF - Diode Forward Current - A




# TAPE INFORMATION

There are two types (-E1, -E2) of taping depending on the direction of the device.



# **MARKING INFORMATION**



# RECOMMENDED SOLDERING CONDITIONS

The  $\mu$ PA2791GR should be soldered and mounted under the following recommended conditions.

For soldering methods and conditions other than those recommended below, please contact an NEC Electronics sales representative.

For technical information, see the following website.

Semiconductor Device Mount Manual (http://www.necel.com/pkg/en/mount/index.html)

| Soldering Method | Soldering Conditions   | Recommended Condition Symbol |
|------------------|--|------------------------------|
| Infrared reflow  | Maximum temperature (Package's surface temperature): 260°C or below    | IR60-00-3                    |
|                  | Time at maximum temperature: 10 seconds or less                        |                              |
|                  | Time of temperature higher than 220°C: 60 seconds or less              |                              |
|                  | Preheating time at 160 to 180°C: 60 to 120 seconds                     |                              |
|                  | Maximum number of reflow processes: 3 times                            |                              |
|                  | Maximum chlorine content of rosin flux (percentage mass): 0.2% or less |                              |
| Partial heating  | Maximum temperature (Pin temperature): 350°C or below                  | P350                         |
|                  | Time (per side of the device): 3 seconds or less                       |                              |
|                  | Maximum chlorine content of rosin flux: 0.2% (wt.) or less             |                              |

Caution Do not use different soldering methods together (except for partial heating).

The information in this document is current as of November, 2007. The information is subject to
change without notice. For actual design-in, refer to the latest publications of NEC Electronics data
sheets or data books, etc., for the most up-to-date specifications of NEC Electronics products. Not
all products and/or types are available in every country. Please check with an NEC Electronics sales
representative for availability and additional information.

- No part of this document may be copied or reproduced in any form or by any means without the prior
  written consent of NEC Electronics. NEC Electronics assumes no responsibility for any errors that may
  appear in this document.
- NEC Electronics does not assume any liability for infringement of patents, copyrights or other intellectual property rights of third parties by or arising from the use of NEC Electronics products listed in this document or any other liability arising from the use of such products. No license, express, implied or otherwise, is granted under any patents, copyrights or other intellectual property rights of NEC Electronics or others.
- Descriptions of circuits, software and other related information in this document are provided for illustrative
  purposes in semiconductor product operation and application examples. The incorporation of these
  circuits, software and information in the design of a customer's equipment shall be done under the full
  responsibility of the customer. NEC Electronics assumes no responsibility for any losses incurred by
  customers or third parties arising from the use of these circuits, software and information.
- While NEC Electronics endeavors to enhance the quality, reliability and safety of NEC Electronics products, customers agree and acknowledge that the possibility of defects thereof cannot be eliminated entirely. To minimize risks of damage to property or injury (including death) to persons arising from defects in NEC Electronics products, customers must incorporate sufficient safety measures in their design, such as redundancy, fire-containment and anti-failure features.
- NEC Electronics products are classified into the following three quality grades: "Standard", "Special" and
  "Specific".
  - The "Specific" quality grade applies only to NEC Electronics products developed based on a customerdesignated "quality assurance program" for a specific application. The recommended applications of an NEC Electronics product depend on its quality grade, as indicated below. Customers must check the quality grade of each NEC Electronics product before using it in a particular application.
  - "Standard": Computers, office equipment, communications equipment, test and measurement equipment, audio and visual equipment, home electronic appliances, machine tools, personal electronic equipment and industrial robots.
  - "Special": Transportation equipment (automobiles, trains, ships, etc.), traffic control systems, anti-disaster systems, anti-crime systems, safety equipment and medical equipment (not specifically designed for life support).
  - "Specific": Aircraft, aerospace equipment, submersible repeaters, nuclear reactor control systems, life support systems and medical equipment for life support, etc.

The quality grade of NEC Electronics products is "Standard" unless otherwise expressly specified in NEC Electronics data sheets or data books, etc. If customers wish to use NEC Electronics products in applications not intended by NEC Electronics, they must contact an NEC Electronics sales representative in advance to determine NEC Electronics' willingness to support a given application.

## (Note)

- (1) "NEC Electronics" as used in this statement means NEC Electronics Corporation and also includes its majority-owned subsidiaries.
- (2) "NEC Electronics products" means any product developed or manufactured by or for NEC Electronics (as defined above).

M8E 02.11-1