## LA6565

## Monolithic Linear IC

## Five-Channel CD Actuator Driver

 (BTL: 4 channels, H bridge: 1 channel)
## Overview

The LA6565 is a four-channel BTL plus one-channel H bridge actuator driver developed for use in CD and DVD drives. The BTL driver channels 1 and 2 include built-in operational amplifiers allowing the LA6565 to support a wide range of applications.

## Application

- Five-channel (BTL: 4 channels, H bridge: 1 channel) CD motor driver


## Features and Functions

- Five power amplifier channels on a single chip (Bridge connection (BTL): 4 channels, H bridge: 1 channel)
- IO max: 1 A
- Built-in level shifters (except for the H bridge channel)
- Muting circuits (output on/off, two systems)
(The muting circuits operate for the BTL amplifiers. They do not apply to the H bridge or regulator circuits.)
- Built-in regulator (Uses an external pnp transistor and is set with an external resistor.)
- Output voltage setting function (loading driver)
- Built-in independent operational amplifiers
- Thermal shutdown circuit


## Specifications

Maximum Ratings at $\mathrm{Ta}=25^{\circ} \mathrm{C}$

| Parameter | Symbol | Conditions | Ratings | Unit |
| :--- | :---: | :---: | :---: | :---: |
| Supply voltage | $\mathrm{V}_{\text {CC }}$ max |  | 14 | V |
| Allowable power dissipation | Pd max | Independent IC | 0.8 | W |
|  |  | Specified PCB* | W |  |
| Maximum output current | $\mathrm{IO}_{\mathrm{O}}$ max | For each of the channel 1 to 4 and H bridge outputs | A | 1 |
| Maximum input voltage | VINB |  | 13 | V |
| MUTE pin voltage | VMUTE |  | 13 | V |
| Operating temperature | Topr |  | -30 to +85 | ${ }^{\circ} \mathrm{C}$ |
| Storage temperature | Tstg |  | -55 to +150 | ${ }^{\circ} \mathrm{C}$ |

Note $*:$ Specified PCB $(76.1 \mathrm{~mm} \times 114.3 \mathrm{~mm} \times 1.6 \mathrm{~mm})$, PCB meterial : glass epoxy
Recommended Operating Conditions at $\mathrm{Ta}=25^{\circ} \mathrm{C}$

| Parameter | Symbol | Conditions | Ratings | Unit |
| :---: | :---: | :---: | :---: | :---: |
| Supply voltage | $V_{C C}$ |  | 5.6 to 13 | V |

- Any and all SANYO products described or contained herein do not have specifications that can handle applications that require extremely high levels of reliability, such as life-support systems, aircraft's control systems, or other applications whose failure can be reasonably expected to result in serious physical and/or material damage. Consult with your SANYO representative nearest you before using any SANYO products described or contained herein in such applications.

■ SANYO assumes no responsibility for equipment failures that result from using products at values that exceed, even momentarily, rated values (such as maximum ratings, operating condition ranges, or other parameters) listed in products specifications of any and all SANYO products described or contained herein.

Electrical Characteristics at $\mathrm{Ta}=25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}} 1=\mathrm{V}_{\mathrm{CC}} 2=8 \mathrm{~V}, \mathrm{~V}_{\text {REF }}=2.5 \mathrm{~V}$

| Parameter | Symbol | Conditions | Ratings |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | min | typ | max |  |
| [Overall] |  |  |  |  |  |  |
| Quiescent current when on | ICC-ON | BTL amplifier output on, loading block off*1 |  | 30 | 50 | mA |
| Quiescent current when off | ICC-OFF | All outputs off*1 |  | 10 | 15 | mA |
| Thermal shutdown circuit operating temperature | TSD | *7 | 150 | 175 | 200 | ${ }^{\circ} \mathrm{C}$ |
| [VREF Amplifier] |  |  |  |  |  |  |
| VREF amplifier offset voltage | VREF-OFFSET |  | -10 |  | +10 | mV |
| VREF input voltage range | VREF-IN |  | 1 |  | $\mathrm{V}_{C C}-1.5$ | V |
| VREF-OUT output current | I-VREF-OUT |  |  | 1 |  | mA |
| [Operational Amplifier] (Independent) |  |  |  |  |  |  |
| Input voltage range | VIN (OP) |  | 0 |  | $\mathrm{V}_{C C}-1.5$ | V |
| Output current (sink) | SINK (OP) |  | 2 |  |  | mA |
| Output current (source) | SOURCE (OP) |  | 300 | 500 |  | $\mu \mathrm{A}$ |
| Output offset voltage | VOFF (OP) |  | -10 |  | +10 | mV |
| Residual current (sink) | VCE-SINK (OP) | $\mathrm{I}_{\mathrm{O}}($ sink side $)=1 \mathrm{~mA}$ |  |  | 0.6 | V |
| [BTL Amplifier Block] (Channels 1 to 4) |  |  |  |  |  |  |
| Output offset voltage | VOFF | The voltage difference between each channel outputs*2, *3 | -50 |  | +50 | mV |
| Input voltage range | VIN | Input voltage range of the input operational amplifiers | 0 |  | $V_{C C}-1.5$ | V |
| Output voltage | $\mathrm{V}_{0}$ | $\mathrm{Io}=0.5 \mathrm{~A}$, the voltage between $\mathrm{V}_{\mathrm{O}^{+}}$and $\mathrm{V}_{\mathrm{O}^{-}}$ in each channel | 5.7 | 6.2 |  | V |
| Closed circuit voltage gain | VG | The gain from the input to the output with the input amplifier set to $0 \mathrm{~dB} * 2$, *3 | 7.2 | 8 | 9 | times |
| Slew rate | SR | For the independent amplifier. Times 2 when between outputs.*7 |  | 0.5 |  | V/us |
| Muting on voltage | VMUTE-ON | The output on voltage, for each mute function*4 | 2.5 |  |  | V |
| Muting off voltage | VMUTE-OFF | The output off voltage, for each mute function*4 |  |  | 0.5 | V |
| [Input Amplifier Block] (Channels 1 and 2) |  |  |  |  |  |  |
| Input voltage range | VIN-OP |  | 0 |  | $\mathrm{V}_{C C}-1.5$ | V |
| Output current (sink) | SINK-OP |  | 2 |  |  | mA |
| Output current (source) | SOURCE-OP | *5 | 300 | 500 |  | $\mu \mathrm{A}$ |
| Output offset voltage | VOFF-OP |  | -10 |  | +10 | mV |
| [Loading Block] (Channel 5, H bridge circuit) |  |  |  |  |  |  |
| Output voltage | VO-LOAD | For forward/reverse operation, $\mathrm{lo}=0.5 \mathrm{~A}$, $\mathrm{VCONT}=\mathrm{V}_{\mathrm{CC}}$ * | 5.7 | 6.5 |  | V |
| Braking output saturation voltage | VCE-BREAK | The output voltage during braking*6 |  |  | 0.3 | V |
| Low-level input voltage | VIN-L |  |  |  | 1 | V |
| High-level input voltage | VIN-H |  | 2 |  |  | V |
| [Power Supply Block] (Uses an external 2SB632K pnp transistor) |  |  |  |  |  |  |
| Power supply output | VOUT | $\mathrm{I}_{0}=200 \mathrm{~mA}$ | 1.260 | 1.285 | 1.310 | V |
| REG-IN sink current | REG-IN-SINK | External pnp transistor base current | 5 | 10 |  | mA |
| Line regulation | $\triangle \mathrm{VOLN}$ | $6 \mathrm{~V} \leq \mathrm{V}_{\mathrm{CC}} \leq 12 \mathrm{~V}, \mathrm{I}_{\mathrm{O}}=200 \mathrm{~mA}$ |  | 10 | 100 | mV |
| Load regulation | $\Delta \mathrm{VOLD}$ | $5 \mathrm{~mA} \leq \mathrm{l}_{\mathrm{O}} \leq 200 \mathrm{~mA}$ |  | 10 | 100 | mV |

*1: The total current dissipation for VCCP1, VCCP2, and VCCS with no load.
*2: The input amplifier is a buffer amplifier.
*3: The voltage difference between the two sides of the load ( $12 \Omega$ ).
*4: When the MUTE pin is high, the output will be on, and when low, the output will be off (high-impedance state).
*5: The input operational amplifier source is constant current. Since the $11 \mathrm{k} \Omega$ resistor between this and the next stage functions as the load, the input operational amplifier gain must be set carefully.
*6: The braking operation is a short (to ground) braking operation. The sink side output is on at this time.
*7: Design guarantee.

## Package Dimensions

unit : mm
3251



Internal Block Diagram


## Sample Application Circuit



## Pin Functions

| Pin No. | Pin Name | Pin Descriptions |
| :---: | :---: | :---: |
| 1 | FWD | Loading output direction switching (FWD). Loading system logic input. |
| 2 | REV | Loading output direction switching (REV). Loading system logic input. |
| 3 | $\mathrm{V}_{\mathrm{CC}}{ }^{2}$ | Channels 3, 4, and loading power stage power supply |
| 4 | VLO- | Loading output (-) |
| 5 | VLO+ | Loading output (+) |
| 6 | VO4+ | Channel 4 output (+) |
| 7 | VO4- | Channel 4 output (-) |
| 8 | VO3+ | Channel 3 output (+) |
| 9 | VO3- | Channel 3 output (-) |
| 10 | VO2+ | Channel 2 output (+) |
| 11 | VO2- | Channel 2 output (-) |
| 12 | VO1- | Channel 1 output (-) |
| 13 | VO1+ | Channel 1 output (+) |
| 14 | VCCP1 | Channels 1 and 2 power stage power supply |
| 15 | VCCS | Signal system power supply |
| 16 | VIN1+ | Channel 1 input. Input operational amplifier + input. |
| 17 | VIN1- | Channel 1 input. Input operational amplifier - input. |
| 18 | VIN1 | Channel 1 input. Input operational amplifier output. |
| 19 | VIN2+ | Channel 2 input. Input operational amplifier + input. |
| 20 | VIN2- | Channel 2 input. Input operational amplifier - input. |
| 21 | VIN2 | Channel 2 input. Input operational amplifier output. |
| 22 | VIN3- | Channel 3 input. Input operational amplifier - input. |
| 23 | VIN3 | Channel 3 input. Input operational amplifier output. |
| 24 | VO_OP | Operational amplifier output |
| 25 | VIN-OP | Operational amplifier - input |
| 26 | VIN+OP | Operational amplifier + input |
| 27 | REG_IN | Regulator error amplifier output. Connect this pin to the base of the external pnp transistor. |
| 28 | REG_OUT | Regulator error amplifier input (+). |
| 29 | VREF_OUT | VREF amplifier (voltage follower) output. |
| 30 | VREF_IN | VREF input. Apply the external reference voltage to this pin. |
| 31 | VIN4 | Channel 4 input. Input operational amplifier output. |
| 32 | VIN4- | Channel 4 input. Input operational amplifier - input. |
| 33 | MUTE234 | Controls the on/off state of channels 2, 3, and 4. |
| 34 | MUTE1 | Channel 1 output on/off control |
| 35 | VCONT | Loading block output high-level voltage setting |
| 36 | S_GND | Signal system ground |

Pin Functions

| Pin No. | Pin Name | Symbol | Description | Equivalent Circuit |
| :---: | :---: | :---: | :---: | :---: |
| $\begin{aligned} & 16 \\ & 17 \\ & 18 \\ & 19 \\ & 20 \\ & 21 \\ & 22 \\ & 23 \\ & 32 \\ & 31 \\ & 26 \\ & 25 \\ & 24 \end{aligned}$ | $\begin{gathered} \text { Input } \\ (\mathrm{CH} 1 \text { to } 4) \end{gathered}$ | VIN1+ <br> VIN1- <br> VIN1 <br> VIN2+ <br> VIN2- <br> VIN2 <br> VIN3- <br> VIN3 <br> VIN4- <br> VIN4 <br> VIN+OP <br> VIN-OP <br> VO_OP | Inputs (channels 1 to 4 and the independent operational amplifier) |  |
| $\begin{aligned} & 1 \\ & 2 \end{aligned}$ | Input (H bridge) | FWD REV | Logic inputs <br> The IC is set to one of four modes, forward, reverse, brake, and free running by the combination of high and low values applied to these pins. |  |
| $\begin{aligned} & 13 \\ & 12 \\ & 10 \\ & 11 \\ & 8 \\ & 9 \\ & 6 \\ & 7 \end{aligned}$ | Output (BTL-AMP) | VO1+ <br> VO1- <br> VO2+ <br> VO2- <br> VO3+ <br> VO3- <br> VO4+ <br> VO4- | Channel 1 to 4 outputs |  |
| $\begin{gathered} 4 \\ 5 \\ 35 \end{gathered}$ | Output (H bridge) | $\begin{gathered} \text { VLO- } \\ \text { VLO+ } \\ \text { VCONT } \end{gathered}$ | H bridge (loading) output and loading output setting |  |
| $\begin{aligned} & 33 \\ & 34 \end{aligned}$ | MUTE | MUTE234 MUTE1 | BTL amplifier output on/off state setting. <br> High: output on <br> Low: output off |  |

Truth Table (Loading (H bridge) block)

| FWD | REV | VLO $^{+}$ | VLO- | Loading output |
| :---: | :---: | :---: | :---: | :---: |
| L | L | OFF | OFF | OFF *1 |
|  | H | H | L | Forward |
| H | L | L | H | Reverse |
|  | H | L | L | Short-circuit braking *2 |

*1. The output goes to the high-impedance state.
*2. In braking mode, the sink side transistor is turned on (for short-circuit braking).
The VLO+ and VLO- pins go to a level that is essentially the ground level.

Relationship between the MUTE pins and the power supply systems (VCCP*)


- Specifications of any and all SANYO products described or contained herein stipulate the performance, characteristics, and functions of the described products in the independent state, and are not guarantees of the performance, characteristics, and functions of the described products as mounted in the customer's products or equipment. To verify symptoms and states that cannot be evaluated in an independent device, the customer should always evaluate and test devices mounted in the customer's products or equipment.
■ SANYO Electric Co., Ltd. strives to supply high-quality high-reliability products. However, any and all semiconductor products fail with some probability. It is possible that these probabilistic failures could give rise to accidents or events that could endanger human lives, that could give rise to smoke or fire, or that could cause damage to other property. When designing equipment, adopt safety measures so that these kinds of accidents or events cannot occur. Such measures include but are not limited to protective circuits and error prevention circuits for safe design, redundant design, and structural design.
- In the event that any or all SANYO products(including technical data, services) described or contained herein are controlled under any of applicable local export control laws and regulations, such products must not be exported without obtaining the export license from the authorities concerned in accordance with the above law.
- No part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopying and recording, or any information storage or retrieval system, or otherwise, without the prior written permission of SANYO Electric Co., Ltd.
- Any and all information described or contained herein are subject to change without notice due to product/technology improvement, etc. When designing equipment, refer to the "Delivery Specification" for the SANYO product that you intend to use.
- Information (including circuit diagrams and circuit parameters) herein is for example only ; it is not guaranteed for volume production. SANYO believes information herein is accurate and reliable, but no guarantees are made or implied regarding its use or any infringements of intellectual property rights or other rights of third parties.

This catalog provides information as of May, 2004. Specifications and information herein are subject to change without notice.

