

SANYO Semiconductors DATA SHEET



Monolithic Linear IC Five-Channel Driver (four BTL channels plus one H bridge channel) for MD and CD Player

Overview

The LA6575H is a five-channel motor driver IC for MD and CD players with four BTL channels and one H bridge channel for the loading motor. It features a built-in 5 V regulator circuit.

Functions and Features

- Four power amplifier channels plus one H bridge channel
- I_O max: 700 mA (each channel)
- Built-in level shifting circuits for the BLT amplifiers
- One muting circuit system (output on/off control): applies to the BTL amplifiers
- Thermal protection circuit (Thermal shutdown circuit)
- Separate loading block power supply
- Built-in 5 V regulator

Specifications

Maximum Ratings at $Ta = 25^{\circ}C$

Parameter	Symbol	Conditions	Ratings	Unit	
Supply voltage	V _{CC} max		14	V	
	Pdmax	Independent IC	0.82	W	
Allowable power dissipation	Pamax	* Mounted on a board.	2.0	vv	
Maximum output current	I _O max	Each channel for CH1 to CH5	0.7	А	
Maximum input voltage	VINB		13	V	
MUTE pin voltage	VMUTE		13	V	
Operating temperature	Topr		-30 to +85	°C	
Storage temperature	Tstg		-55 to +150	°C	

Note *: Mounted on a board (76.1 \times 114.3 \times 1.6 mm) Material: glass epoxy

Recommended Operating Conditions at Ta = 25°C

Parameter	Symbol	Conditions	Ratings	Unit				
Supply voltage	V _{CC}		5.6 to 13	V				

- Any and all SANYO Semiconductor products described or contained herein do not have specifications that can handle applications that require extremely high levels of reliability, such as life-support systems, aircraft's control systems, or other applications whose failure can be reasonably expected to result in serious physical and/or material damage. Consult with your SANYO Semiconductor representative nearest you before using any SANYO Semiconductor products described or contained herein in such applications.
- SANYO Semiconductor assumes no responsibility for equipment failures that result from using products at values that exceed, even momentarily, rated values (such as maximum ratings, operating condition ranges, or other parameters) listed in products specifications of any and all SANYO Semiconductor products described or contained herein.

SANYO Semiconductor Co., Ltd. TOKYO OFFICE Tokyo Bldg., 1-10, 1 Chome, Ueno, Taito-ku, TOKYO, 110-8534 JAPAN

Electrical Characteristics (Unless specified otherwise, the conditions are $Ta = 25^{\circ}C$, $V_{CC}1 = V_{CC}2 = 8 V$,

VREF = 1.65 V)

Deservator	Cumhal	Conditions	Ratings			ا ا ما ا	
Parameter	Symbol	Conditions	min	typ	max	Unit	
[Overall Characteristics]	·						
No load current drain - ICC on	I _{CC} -ON	All outputs on, FWD = REV = 0 V *1		30	50	mA	
No load current drain - ICC off	I _{CC} -OFF	All outputs off, FWD = REV = 0 V *1		10	20	mA	
VREF input voltage range	VREF-IN		1		V _{CC} -1.5	V	
[BTL Amplifier Block]	·	· · · · · · · · · · · · · · · · · · ·					
Output offset voltage	VOFF	BTL amplifiers, the voltage difference across each channel's output	-50		+50	mV	
Input voltage range	V _{IN}	Input voltage range	0		V _{CC}	V	
Output voltage	Vo	The voltage between each of the V_0+/V_0- pairs when R_L is 8 $\Omega.$ $$*2$	4	5		V	
Closed loop voltage gain	VG	Gain from input to output	3.5	4	4.5	Multi plier	
Slew rate	SR	With the amplifier operating independently, twice the value measured between outputs *4		0.5		V/µs	
Mute on voltage	VMUTE-ON	Each Mute *3			0.5	V	
Mute off voltage	VMUTE-OFF	Each Mute *3	2			V	
[H Bridge Block]	·	· · · · · · · · · · · · · · · · · · ·					
Output voltage V_{O} -LOAD The voltage between when R _L is 8 Ω .		The voltage between each of the V_O+/V_O- pairs when R_L is 8 $\Omega.$ $$*2$	5.6	6		V	
Low-level input voltage	V _{IN} -L				1	V	
High-level input voltage V _{IN} -H			2			V	
[Regulator Block]	·	· ·		•			
Output voltage	Vreg	I _L = 100 mA	4.75	5	5.25	V	
Load regulation	∆VRL	I _L = 0 to 200 mA	-50	0	+10	mV	
Line regulation	ΔVVCC	$V_{CC} = 6 \text{ to } 12 \text{ V}, \text{ I}_{L} = 100 \text{ mA}$	-15	+21	+60	mV	

Note *1: The total current drain for $V_{CC}{\rm 1}$ and $V_{CC}{\rm 2}$ with no load.

*2: Voltage difference across the load (8 $\Omega).$ With the outputs in the saturated state.


*3: When the MUTE pin is high, the outputs will be on, and when low, the outputs will be off (high-impedance state).


*4: Design guarantee value

Package Dimensions









Pin Functions

Pin No.	Symbol	Pin descriptions
1	V _{CC} 2	Channel 5 power supply
2	V _O 5–	Loading output (-)
3	V _O 5+	Loading output (+)
4	V _O 4+	Channel 4 output (+)
5	V _O 4-	Channel 4 output (-)
6	V _O 3+	Channel 3 output (+)
7	V _O 3–	Channel 3 output (-)
8	V _O 2+	Channel 2 output (+)
9	V _O 2–	Channel 2 output (-)
10	V _O 1+	Channel 1 output (+)
11	V _O 1–	Channel 1 output (-)
12	V _{CC} 1	Channels 1 to 0 4 (BTL) power supply (This pin must be shorted to V _{CC} -S)
13	V _{IN} 1	Channel 1 input
14	V _{IN} 1G	Channel 1 input (gain adjustment input)
15	V _{IN} 2	Channel 2 input
16	V _{IN} 2G	Channel 2 input (gain adjustment input)
17	V _{IN} 3	Channel 3 input
18	V _{IN} 3G	Channel 3 input (gain adjustment input)
19	REG-IN	Regulator input (external pnp transistor base)
20	REG-OUT	Regulator output (external pnp transistor collector)
21	VREF-IN	Reference voltage input
22	V _{CC} -S	Signal system power supply (This pin must be shorted to V _{CC} 1.)
23	V _{IN} 4G	Channel 4 input (gain adjustment input)
24	V _{IN} 4	Channel 4 input
25	MUTE	Channels 1 to 4 (BTL amplifiers) output on/off control
26	S-GND	Signal system ground
27	FWD	Channel 5 (VLO) output switching (FWD); loading block logic input
28	REV	Channel 5 (VLO) output switching (REV); loading block logic input

Note: • The center frame (FR) is used as the power system ground. Along with the signal system ground (S-GND), this level must be the lowest potential in the system.

- The three power supply pins V_CC-S, V_CC1, and V_CC2 must be shorted together externally.

Pin No.	Symbol	Pin name	Pin description	Equivalent circuit
13	VIN	Inputs	Inputs	
14				
15				
16				V _{cc} -S
17				
18				
23				
24				
				ψ ψ
				• • • • • • • • • • • • • • • • • • •
4	VO	Outputs	Outputs	
5				
6				Ψ μ
7				
8				
9				
10				
11				
25	MUTE	Mute	ON/OFF each output	
			MUTE: H output ON	
			MUTE: L output OFF	V _{CC} -S
2	V _O 5+	V _O 5	H bridge outputs	
3	V ₀ 5–	.00		V _{CC} 2
	U			
				V ₀ 5+ V ₀ 5-

Continued on next page

Continued from preceding page.

27	FWD	FWD	H bridge inputs	
28	REV	REV		• V _{CC} 2
				+
				∠' ≩
				_


H Bridge Block

FWD	REV	V _O 5+	V _O 5–	Mode
L	L	OFF	OFF	Open *1
L	Н	Н	L	Forward
Н	L	L	н	Reverse
Н	Н	L	L	Brake *2


Note *1: The output are in the high-impedance state in this mode

*2: In brake mode, the sink side transistors are on (short-circuit braking). The VLO+ and VLO- levels go to a level essentially the same as the ground level.


Relationship between the MUTE pin and the power supplies (V_{CC}*)



Block Diagram



Sample Application Circuit



- Specifications of any and all SANYO Semiconductor products described or contained herein stipulate the performance, characteristics, and functions of the described products in the independent state, and are not guarantees of the performance, characteristics, and functions of the described products as mounted in the customer's products or equipment. To verify symptoms and states that cannot be evaluated in an independent device, the customer should always evaluate and test devices mounted in the customer's products or equipment.
- SANYO Semiconductor Co., Ltd. strives to supply high-quality high-reliability products. However, any and all semiconductor products fail with some probability. It is possible that these probabilistic failures could give rise to accidents or events that could endanger human lives, that could give rise to smoke or fire, or that could cause damage to other property. When designing equipment, adopt safety measures so that these kinds of accidents or events cannot occur. Such measures include but are not limited to protective circuits and error prevention circuits for safe design, redundant design, and structural design.
- In the event that any or all SANYO Semiconductor products (including technical data, services) described or contained herein are controlled under any of applicable local export control laws and regulations, such products must not be exported without obtaining the export license from the authorities concerned in accordance with the above law.
- No part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopying and recording, or any information storage or retrieval system, or otherwise, without the prior written permission of SANYO Semiconductor Co., Ltd.
- Any and all information described or contained herein are subject to change without notice due to product/technology improvement, etc. When designing equipment, refer to the "Delivery Specification" for the SANYO Semiconductor product that you intend to use.
- Information (including circuit diagrams and circuit parameters) herein is for example only; it is not guaranteed for volume production. SANYO Semiconductor believes information herein is accurate and reliable, but no guarantees are made or implied regarding its use or any infringements of intellectual property rights or other rights of third parties.

This catalog provides information as of August, 2004. Specifications and information herein are subject to change without notice.