

# SANYO Semiconductors DATA SHEET

# LA6576—5-channel Driver for Compact Disk Applications

#### Overview

The LA6576 is a 5-channel driver for optical disc drives with a VREF switching function.

#### **Features**

- Power amplifier 5-channel built-in. (Bridge-connection (BTL): 4-channel, H bridge: 1-channel)
- IO max 1A.
- Level shift circuit built-in (except H bridge).
- Mute circuit (output ON/OFF) built-in.
   (Operable with BTL AMP with CH1 to 4 and not operable for the H bridge of 5VREG)
- 5V regulator built-in (external PNP transistor).
- With VREF changeover function (H: external, L: internal).
- Overheat protection circuit (thermal shutdown) built-in.

#### **Specifications**

#### **Absolute Maximum Ratings** at Ta = 25°C

Parameter	Symbol	Conditions Ratings		Unit
Maximum supply voltage	V <sub>CC</sub> max		14	V
Maximum output current	I <sub>O</sub> max	Each output for H bridge, channel 1 to 4	1	Α
Maximum input voltage	VINB		13	V
Mute pin voltage	VMUTE		13	V
Allowable operation	Pd max	Independent IC	0.8	W
		Specified board*	2	W
Operating temperature	Topr		-30 to +85	°C
Storage temperature	Tstg		-55 to +150	°C

<sup>\*1</sup> A circuit board for mounting (76.1mm×114.3mm×1.6mm, glass epoxy resin)

#### **Recommended Operating Conditions** at Ta = 25°C

Parameter	Symbol	Conditions	Ratings	Unit
Supply voltage	V <sub>CC</sub>		5.6 to 13	V

- Any and all SANYO Semiconductor products described or contained herein do not have specifications that can handle applications that require extremely high levels of reliability, such as life-support systems, aircraft's control systems, or other applications whose failure can be reasonably expected to result in serious physical and/or material damage. Consult with your SANYO Semiconductor representative nearest you before using any SANYO Semiconductor products described or contained herein in such applications.
- SANYO Semiconductor assumes no responsibility for equipment failures that result from using products at values that exceed, even momentarily, rated values (such as maximum ratings, operating condition ranges, or other parameters) listed in products specifications of any and all SANYO Semiconductor products described or contained herein.

#### SANYO Semiconductor Co., Ltd.

TOKYO OFFICE Tokyo Bldg., 1-10, 1 Chome, Ueno, Taito-ku, TOKYO, 110-8534 JAPAN

#### **LA6576**

#### **Electrical Characteristics** at $V_{CC}1 = V_{CC}2 = 8V$ , VREF = 2.5V, Ta = 25°C, unless especially specified.

Parameter	Symbol	Conditions		Ratings		
Parameter	Symbol	Conditions	min	typ	max	Unit
All blocks						
No-load current drain ON	I <sub>CC</sub> -ON	BTL-AMP output ON, LOADING block OFF *1		30	50	mA
No-load current drain OFF	I <sub>CC</sub> -OFF	All outputs OFF *1		10	15	mA
Thermal shutdown temperature	TSD	Design guarantee value	150	175	200	°C
VREF-AMP						
VREF-AMP offset voltage	VREF-OFFSET		-10		10	mV
VREF Input voltage range	VREF-IN		1		V <sub>CC</sub> -1.5	V
VREF-OUT output current	I-VREF-OUT	CH1 input reference voltage	2	5		mA
BTL AMP Block (CH1 to CH4)						
Output offset voltage	VOFF	Voltage difference between outputs for BTL AMP, each channel. *2	-50		50	mV
Input voltage range	V <sub>IN</sub>	Input voltage range for input for OP-AMP.	0		V <sub>CC</sub> -1.5	V
Output voltage	V <sub>O</sub>	Each voltage between $V_O$ + and $V_O$ - when $R_L$ = $8\Omega$ . *3	5.7	6.2		V
Closed-circuit voltage gain	VG	Input and output gain. Input OP-AMP : BUFFER	3.6	4	4.4	deg
Slew rate	SR	AMP Independent Multiply 2 between outputs.		0.5		V/μs
MUTE ON voltage	VMUTE-ON	Output ON voltage, each MUTE *4	2			V
MUTE OFF voltage	VMUTE-OFF	Output OFF voltage, each MUTE *4			0.5	V
Input AMP Block (CH1 to CH4)						
Input voltage range	V <sub>IN</sub> -OP		0		V <sub>CC</sub> -1.5	V
Output current (SINK)	SINK-OP		2			mA
Output current (SOURCE)	SOURCE-OP	*5	300	500		μА
Output offset voltage	VOFF-OP		-10		10	mV
CH1 input changeover voltage 1	VSW-OP1	CH1 input AMP (B), external VREF select *6	2			V
CH1 input changeover voltage 2	VSW-OP2	CH1 input AMP (A), internal VREF select 6*			0.5	V
Loading Block (CH5, H bridge)						
Output voltage	V <sub>O</sub> -LOAD	Between forward and reverse outputs, $R_L$ =8 $\Omega$	5.7	6.5		V
Break output saturation voltage	VCE-BREAK	Output voltage at braking *8			0.3	V
Input low level	V <sub>IN</sub> -L				1	V
Input high level	V <sub>IN</sub> -H		2			V
Power Supply Block (PNP transiste	or: 2SB632K-use)		•		-	
5V supply output	V <sub>OUT</sub>	I <sub>O</sub> = 200mA	4.8	5.0	5.2	V
REG-IN SINK current	REG-IN-SINK	Base current to external PNP	5	10		mA
Line regulation	ΔVOLN	6V≤V <sub>CC</sub> ≤12V, I <sub>O</sub> = 200mA		10	100	mV
Load regulation	ΔVOLD	5mA≤l <sub>O</sub> ≤200mA		10	100	mV

<sup>\*1.</sup> Current dissipation that is a sum of V<sub>CC</sub>1 and V<sub>CC</sub>2 at no load.

<sup>\*2.</sup> Input AMP is a BUFFER AMP.

<sup>\*3.</sup> Voltage difference between both ends of load (8 $\Omega$ ). Output saturated.

<sup>\*4.</sup> Output ON with MUTE: [H] and OFF with MUTE: [L] (HI impedance).

<sup>\*5.</sup> The source of input OP-AMP is a constant current. As the  $11k\Omega$  resistance to the next stage is a load, pay due attention when setting the input OP-AMP gain.

<sup>\*6.</sup> With  $V_{IN}$ 1-SW: [L], the input AMP selects AMP-A while VREF selects internal VREF ( $\approx$ 2.5V). With  $V_{IN}$ 1-SW: [H], the input AMP selects AMP-B while VREF selects external VREF ( $\approx$ 2VREF-IN).


<sup>\*7.</sup> Voltage of upper (SOURCE) + lower (SINK) sides. At forward/reverse, the output voltage is determined by subtracting this voltage from V<sub>CC</sub>.


<sup>\*8.</sup> Short (GND) brake used. SINK side output ON.

<sup>\*9. 5</sup>VREG incorporates a drooping protection circuit and operated when the base current is 10mA (TYP).


# **Package Dimensions**

unit : mm 3251






# **Block Diagram**



# **Pin Description**

Pin name	Pin name	Pin no.	Equivalent circuit	Pin explanation
Input	V <sub>IN</sub> 1+A	17	Equivalent circuit	
(CH1 to 4)	V <sub>IN</sub> 1+A V <sub>IN</sub> 1+B	17		Input pin (CH1 to 4)
(0111 (0 4)	V <sub>IN</sub> 1-A	16	V <sub>IN</sub> *- V <sub>IN</sub> *	
	V <sub>IN</sub> 1-B	18	Vcc O	
	V <sub>IN</sub> 1	15		
	V <sub>IN</sub> 2+	22		
	V <sub>IN</sub> 2-	21		
	V <sub>IN</sub> 2	20	V <sub>IN</sub> *+	
	V <sub>IN</sub> 3+	25		
	V <sub>IN</sub> 3-	24		
	V <sub>IN</sub> 3	23		
	V <sub>IN</sub> 4-	32	S-GND S-GND	
	V <sub>IN</sub> 4+	31	_	
	$V_{IN}4$	33		
Input	FWD	1		Logic input pin.
(H bridge)	REV	2		By combining H and L of this pin, any
( 1 31)				one of four modes
				(forward/reversed/brake/idling) can be
				selected.
			FWD REV	
			a a f	
			50kg 50kg	
			S S S S S S S S S S S S S S S S S S S	
			S-GND	
Output	V <sub>O</sub> 1+	12		Output for channel 1 to 4.
(BTL-AMP)	V <sub>O</sub> 1-	13	+ + + O Vcc*	
	V <sub>O</sub> 2+	10		
	V <sub>O</sub> 2-	11		
	V <sub>O</sub> 3+	8		
	V <sub>O</sub> 3-	9		
	V <sub>O</sub> 4+	6		
	V <sub>O</sub> 4-	7	RF	
Output	V <sub>LO</sub> -	4		H bridge (LOADING) output
(H bridge)	V <sub>LO</sub> +	5	V <sub>LO</sub> +\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\	Tribitago (Eo/IbiiTo) output
( 1 31)	LO		Vcc O + + + + + + + + + + + + + + + + + +	
			P-GND O	
MUTE	MUTE1	34		BTL AMP output, which turns ON/OFF
	MUTE2	35	Vcc1 O	the output for CH1 – CH4,
				MUTE: H Output ON
				MUTE: L Output OFF
			MUTE Og	
			S-GND S-GND	

# **Sample Application Circuit**




# Truth Table (loading (H bridge) section)

FWD	REV	V <sub>LO</sub> +	V <sub>LO</sub> -	Loading output
	L	OFF	OFF	OFF *1
	Н	Н	L	Forward
Н	L	L	Н	Reversed
	Н	L	L	(Short) brake *2

<sup>\*1</sup> The output has a high impedance.

# Relation of MUTE and Power (VCC\*)




<sup>\*</sup>Connect  $V_{CC}1$  and  $V_{CC}2$  externally.

(This is to minimize effects of voltage drop in internal and metal wirings.)

**VIN1 (VREF)-SW** (CH1 input AMP selection and internal/external VREF selection function) (Relation between input AMP (CH1 only) and VREF)

V <sub>IN</sub> 1-SW	Input AMP (CH1) state	VREF state	
L	V <sub>IN</sub> 1-A (AMP-A)	Internal VREF (2.5V:TYP)	
Н	V <sub>IN</sub> 1-B (AMP-B)	External VREF	



<sup>\*2</sup> At brake, the SINK side transistor is ON (short brake).

VLO+ and VLO- are approximately on the GND level.

- Specifications of any and all SANYO Semiconductor products described or contained herein stipulate the performance, characteristics, and functions of the described products in the independent state, and are not guarantees of the performance, characteristics, and functions of the described products as mounted in the customer's products or equipment. To verify symptoms and states that cannot be evaluated in an independent device, the customer should always evaluate and test devices mounted in the customer's products or equipment.
- SANYO Semiconductor Co., Ltd. strives to supply high-quality high-reliability products. However, any and all semiconductor products fail with some probability. It is possible that these probabilistic failures could give rise to accidents or events that could endanger human lives, that could give rise to smoke or fire, or that could cause damage to other property. When designing equipment, adopt safety measures so that these kinds of accidents or events cannot occur. Such measures include but are not limited to protective circuits and error prevention circuits for safe design, redundant design, and structural design.
- In the event that any or all SANYO Semiconductor products (including technical data, services) described or contained herein are controlled under any of applicable local export control laws and regulations, such products must not be exported without obtaining the export license from the authorities concerned in accordance with the above law.
- No part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopying and recording, or any information storage or retrieval system, or otherwise, without the prior written permission of SANYO Semiconductor Co., Ltd.
- Any and all information described or contained herein are subject to change without notice due to product/technology improvement, etc. When designing equipment, refer to the "Delivery Specification" for the SANYO Semiconductor product that you intend to use.
- Information (including circuit diagrams and circuit parameters) herein is for example only; it is not guaranteed for volume production. SANYO Semiconductor believes information herein is accurate and reliable, but no guarantees are made or implied regarding its use or any infringements of intellectual property rights or other rights of third parties.

This catalog provides information as of December, 2005. Specifications and information herein are subject to change without notice.