



# 4-Channel Bridge (BTL) Driver for CD-ROM

#### Overview

The LA6543 is a 4-channel bridge (BTL) driver developed for CD-ROM applications.


### **Features and Functions**

- Integrated 4-channel power amplifier with bridge circuit (BTL) (two output stage power supply lines)
- I<sub>O</sub>max: 1A
- Integrated level shift circuit
- Integrated muting circuit MUTE: Output OFF at Low, output ON at High. MUTE1 is for channels 1 and 2, and MUTE2 for channels 3 and 4.
- Integrated thermal shutdown circuit
- Divided output stage power supply (V<sub>S</sub>1: CH1, CH2, CH3; V<sub>S</sub>2: CH4)

### **Package Dimensions**

unit: mm

### 3219-QFP34HC



## **Specifications**

### Maximum Ratings at $Ta = 25^{\circ}C$

_				
Parameter	Symbol	Conditions	Ratings	Unit
Maximum supply voltage 1	V <sub>CC</sub> max		14	V
Maximum supply voltage 2	V <sub>S</sub> max	V <sub>S</sub> 1, 2	14	V
Maximum input voltage	V <sub>IN</sub> max	Input pins V <sub>IN</sub> 1 to 4	13	V
Mute pin voltage	V <sub>MUTE</sub> max		13	V
Allowable power dissipation	Pd max	IC only	0.77	W
Operating temperature	Topr		-20 to +75	°C
Storage temperature	Tstg		-55 to +150	°C

### Operating Conditions at $Ta = 25^{\circ}C$

Parameter	Symbol	Conditions	Ratings	Unit
Recommended operation voltage 1	V <sub>CC</sub>		4 to 13	V
Recommended operation voltage 2-1	V <sub>S</sub> 1	V <sub>S</sub> 1: CH1 to CH3	4 to 13	V
Recommended operation voltage 2-2	V <sub>S</sub> 2	V <sub>S</sub> 2: CH4 output reference power supply	4 to 13	V

<sup>\*</sup>  $V_{CC} \ge V_{S}1, 2$ 

- Any and all SANYO products described or contained herein do not have specifications that can handle applications that require extremely high levels of reliability, such as life-support systems, aircraft's control systems, or other applications whose failure can be reasonably expected to result in serious physical and/or material damage. Consult with your SANYO representative nearest you before using any SANYO products described or contained herein in such applications.
- SANYO assumes no responsibility for equipment failures that result from using products at values that exceed, even momentarily, rated values (such as maximum ratings, operating condition ranges, or other parameters) listed in products specifications of any and all SANYO products described or contained herein


SANYO Electric Co., Ltd. Semiconductor Business Headquarters TOKYO OFFICE Tokyo Bldg., 1-10, 1 Chome, Ueno, Taito-ku, TOKYO, 110-8534 JAPAN

# Electrical Characteristics at $V_{CC}$ = 12V, $\,V_S1$ = 5V, $V_S2$ = 12V, Ta = 25 $^{\bullet}C$


Parameter	Symbol	Conditions	Ratings			
T dramotor	Symbol	Conditions	min	typ	max	Unit
V <sub>CC</sub> no-load current drain	I <sub>CC</sub> 1	All outputs ON (MUTE1, MUTE2: High)	5	10	20	mA
	I <sub>CC</sub> 2	All outputs OFF (MUTE1, MUTE2: Low)		5	10	mA
V <sub>S</sub> 1 no-load current drain	I <sub>S</sub> 1-1	CH1 ON (MUTE1, MUTE2: High)		20	40	mA
	I <sub>S</sub> 1-2	CH1 OFF (MUTE1, MUTE2: Low)			4	mA
V <sub>S</sub> 2 no-load current drain	I <sub>S</sub> 2-1	CH2 to CH4 ON (MUTE1, MUTE2: High)		5	10	mA
	I <sub>S</sub> 2-2	CH2 to CH4 OFF (MUTE1, MUTE2: Low)			4	mA
Output offset voltage	V <sub>OFF</sub> 1 to4	Potential difference between plus and minus outputs for CH1 to CH4	-50		50	mV
Input voltage range	V <sub>IN</sub>	Input voltage range for V <sub>IN</sub> 1 to V <sub>IN</sub> 4	0.5		5	V
Output voltage (source)	V <sub>O</sub> source	Plus and minus outputs at high level	4.4	4.7		V
		I <sub>O</sub> = 700 mA				
(sink)	V <sub>O</sub> sink	Plus and minus outputs at low level		0.3	0.6	V
		I <sub>O</sub> = 700 mA				
Closed circuit voltage gain1	VG1	Voltage gain between CH1 to CH3 BTL amplifiers		7		dB
Closed circuit voltage gain2	VG2	Voltage gain between CH4 BTL amplifiers		14		dB
Slew rate	SR	(Note 1)		0.5		V/µs
Mute ON voltage	$V_{MUTE}$	MUTE1, MUTE2 voltage when output is ON (Note 2)		1.5	2	V
Mute ON current	I <sub>MUTE</sub>	MUTE1, MUTE2 voltage when output is ON (Note 2)		6	10	μΑ

Note 1: Guaranteed design value

Note 2: MUTE turns amplifier output ON at High and OFF at Low. (At Low, output impedance becomes high.) MUTE1 and MUTE2 operate independently on the respective channels.




# **Pin Assignment**




# **Pin Function**

Pin number	Pin name	Equivalent circuit	Pin function		
1	V <sub>SS</sub> 2-OUT	•	Output stage reference voltage		
	00		(V <sub>SS</sub> 2-V <sub>BE</sub> )/2: typ)		
2	V <sub>SS</sub> 2		Connect to V <sub>S</sub> 2		
3,4		Vs _	Substrate (minimum potential)		
20,21	RF	9 15	(		
7	V <sub>O</sub> 1		CH1 non-inverted output (CH1+)		
8	V <sub>O</sub> 2		CH1 inverted output (CH1-)		
10	V <sub>O</sub> 3	8 10 V <sub>O</sub> P   S	CH2 non-inverted output (CH2+)		
11	V <sub>O</sub> 4	8 10 V <sub>O</sub> 11 12 7 13 16  Drive circuit	CH2 inverted output (CH2-)		
12	V <sub>O</sub> 5	(13)(16) <u>Y</u>	CH3 non-inverted output (CH3+)		
13	V <sub>O</sub> 6		CH3 inverted output (CH3-)		
16	V <sub>O</sub> 7	3 (20)	CH4 non-inverted output (CH4+)		
17	V <sub>O</sub> 8	RF (21)	CH4 inverted output (CH4-)		
9	V <sub>S</sub> 1	A11144	Power supply for output stage (CH1 to CH3)		
15		A11144			
	V <sub>S</sub> 2		(CH4)		
5	V <sub>SS</sub> 1		Connect to V <sub>S</sub> 1		
6	V <sub>SS</sub> 1-OUT		Output reference voltage (V <sub>SS</sub> 1/2: typ)		
14,30	NC		May not be used.		
34					
18	V <sub>REF</sub> -OUT		Output reference voltage		
		2 Vcc	(V <sub>REF</sub> buffer amplifier output)		
24	VG4		Input pin for CH4 (gain adjustment)		
26	VG3		Input pin for CH3 (gain adjustment)		
28	VG2	27) V <sub>IN</sub> circuit (29) (25) 11 kΩ	Input pin for CH2 (gain adjustment)		
31	VG1	(27) V <sub>IN</sub> (3) (25) 11kΩ (1) (1) (1) (1) (1) (1) (1) (1) (1) (1)	Input pin for CH1 (gain adjustment)		
25	$V_{IN}^{4}$	(3) 11kΩ (4) (3) (3) (3) (3) (4) (4) (3) (4) (4) (4) (4) (4) (4) (4) (4) (4) (4	Input pin for CH4 (fixed gain)		
27	V <sub>IN</sub> 3	26 vg	Input pin for CH3 (fixed gain)		
29	V <sub>IN</sub> 2	2824	Input pin for CH2 (fixed gain)		
32	V <sub>IN</sub> 1		Input pin for CH1 (fixed gain)		
		RF 21			
		(18) V <sub>REF</sub> OUT			
		A11143			
19	V <sub>REF</sub> -IN		Reference voltage input		
			(V <sub>REF</sub> buffer amplifier input)		
22	V <sub>CC</sub>		Power supply		
23	MUTE2	22	CH2-CH4 amplifier output ON/OFF		
33	MUTE1	vcc +	CH1 amplifier output ON/OFF		
		3333 MUTE			
		MOTE L			
		To bias circuit			
		<b>A</b>			
		(3)(20)			
		RF(21)			
		A11145			


## **Block Diagram**



# System Diagram (relationship between power supply and MUTE)



# **Sample Application Circuit**



## Gain Setting (input pins and adjustment pins)


A simplified diagram of V<sub>IN</sub> and VG is shown below.

- 1) Consider an 11 k $\Omega$  (typ.) resistor inserted between  $V_{\mbox{\footnotesize{IN}}}$  and VG.
- 2) When not the pin VG but the pin  $V_{IN}$  is used alone, the BTL gain (between  $V_{O}^+$  and  $V_{O}^-$ ) is set to 7 dB for CH1 to CH3 (1 dB for AMP only). For CH4, it is 14 dB (8 dB for AMP only). This also applies for the case when  $V_{IN}$  is not used and an 11 k $\Omega$  external resistor is connected to VG for input.
- 3) Gain is set by the input impedance as seen from point A.

When VG only is used and the external resistor is R, the BTL gain (between  $V_0^+$  and  $V_0^-$ ) is 20 log (11 k $\Omega$  /R) + 14 dB.

When an 11 k $\Omega$  resistor is inserted between V<sub>IN</sub> and VG, and input is via V<sub>IN</sub>, the combined resistance Rz as seen from point A is Rz = 5.5 k $\Omega$ . Gain is

CH1 to CH3 :  $20 \log (11 \text{ k}\Omega/5.5 \text{ k}\Omega) + 7 \text{ dB} = 13 \text{ dB}$ CH4 :  $20 \log (11 \text{ k}\Omega/5.5 \text{ k}\Omega) + 14 \text{ dB} = 20 \text{ dB}.$ 



### Offset Voltage

This IC incorporates a level shifter circuit. The input references the voltage  $V_{REF}$  to be applied and references the voltage  $(V_{SS}1)/2V$  for channels 1 to 3 or the voltage  $(V_{SS}2-V_{BE}(0.7))/2V$  for channel 4 to be output.

- Specifications of any and all SANYO products described or contained herein stipulate the performance, characteristics, and functions of the described products in the independent state, and are not guarantees of the performance, characteristics, and functions of the described products as mounted in the customer's products or equipment. To verify symptoms and states that cannot be evaluated in an independent device, the customer should always evaluate and test devices mounted in the customer's products or equipment.
- SANYO Electric Co., Ltd. strives to supply high-quality high-reliability products. However, any and all semiconductor products fail with some probability. It is possible that these probabilistic failures could give rise to accidents or events that could endanger human lives, that could give rise to smoke or fire, or that could cause damage to other property. When designing equipment, adopt safety measures so that these kinds of accidents or events cannot occur. Such measures include but are not limited to protective circuits and error prevention circuits for safe design, redundant design, and structural design.
- In the event that any or all SANYO products (including technical data, services) described or contained herein are controlled under any of applicable local export control laws and regulations, such products must not be exported without obtaining the export license from the authorities concerned in accordance with the above law.
- No part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopying and recording, or any information storage or retrieval system, or otherwise, without the prior written permission of SANYO Electric Co., Ltd.
- Any and all information described or contained herein are subject to change without notice due to product/technology improvement, etc. When designing equipment, refer to the "Delivery Specification" for the SANYO product that you intend to use.
- Information (including circuit diagrams and circuit parameters) herein is for example only; it is not guaranteed for volume production. SANYO believes information herein is accurate and reliable, but no guarantees are made or implied regarding its use or any infringements of intellectual property rights or other rights of third parties.

This catalog provides information as of December, 1998. Specifications and information herein are subject to change without notice