

SANYO Semiconductors DATA SHEET



Monolithic Linear IC LA6541ND — For CD Players and Recorders Four-Channel Driver IC

Overview

The LA6541ND is a four-channel driver IC for CD players and recorders (four BTL amplifier channels).

Features

- Four BTL connection power amplifier channels
- IO max 0.7A
- Built-in level shifters
- Muting circuit (on/off control of all outputs)

(This circuit applies to the BTL amplifier circuits. It does not control operation of the regulator.)

- Built-in regulator (provides a 5V output using an external pnp transistor)
- Thermal protection circuit (thermal shutdown circuit)

Specifications

Maximum Ratings at $Ta = 25^{\circ}C$

Parameter	Symbol	Conditions	Ratings	Unit
Supply voltage	V _{CC} max		14	V
Maximum output current	I _O max	For each of the channel 1 to 4 outputs	0.7	А
Maximum input voltage	VIN		13	V
Muting pin application voltage	VMUTE		13	V
Allowable power dissipation	Pd max		1.5	W
Operating temperature	Topr		-20 to +75	°C
Storage temperature	Tstg		-55 to +150	°C

- Any and all SANYO Semiconductor Co., Ltd. products described or contained herein are, with regard to "standard application", intended for the use as general electronics equipment (home appliances, AV equipment, communication device, office equipment, industrial equipment etc.). The products mentioned herein shall not be intended for use for any "special application" (medical equipment whose purpose is to sustain life, aerospace instrument, nuclear control device, burning appliances, transportation machine, traffic signal system, safety equipment etc.) that shall require extremely high level of reliability and can directly threaten human lives in case of failure or malfunction of the product or may cause harm to human bodies, nor shall they grant any guarantee thereof. If you should intend to use our products for applications outside the standard applications of our customer who is considering such use and/or outside the scope of our intended standard applications, please consult with us prior to the intended use. If there is no consultation or inquiry before the intended use, our customer shall be solely responsible for the use.
- Specifications of any and all SANYO Semiconductor Co.,Ltd. products described or contained herein stipulate the performance, characteristics, and functions of the described products in the independent state, and are not guarantees of the performance, characteristics, and functions of the described products as mounted in the customer's products or equipment. To verify symptoms and states that cannot be evaluated in an independent device, the customer should always evaluate and test devices mounted in the customer's products or equipment.

SANYO Semiconductor Co., Ltd. TOKYO OFFICE Tokyo Bldg., 1-10, 1 Chome, Ueno, Taito-ku, TOKYO, 110-8534 JAPAN

LA6541ND

Recommended Operating Conditions at $Ta = 25^{\circ}C$

Parameter	Symbol	Conditions	Ratings	Unit
Supply voltage 1	V _{CC} 1		5.6 to 13.0	V
Supply voltage 2	V _{CC} 2	Only used by the BTL amplifiers	3.9 to 13.0	V
		(Not used by the 5V regulator circuit)	5.9 10 15.0	v

Electrical Characteristics at Ta = 25°C, V_{CC}1 = V_{CC}2 = 8V, VREF = 2.5V, unless especially specified.

Devementer	Symbol	Conditions	Ratings			11-2
Parameter	Symbol	Conditions	min	typ	max	Unit
Overall Characteristics						
No-load current drain, on state	ICCON	All outputs on, MUTE: high		20	40	mA
No-load current drain, off state	I _{CC} OFF	All outputs off, MUTE: low		15	35	mA
Thermal shutdown circuit operating temperature	TSD	(Design guarantee value *1)	150	175	200	°C
Output Amplifier Block						
Output offset voltage	VOFF	The voltage difference between each of the + or - outputs.	-50		50	mV
VREF input voltage range	V _{IN} VREF		1.5		V _{CC} -1.5	V
Output voltage	VO	The voltage across the outputs when $R_{I} = 8\Omega$	4	4.7		V
Voltage gain, input to output	VG	The voltage gain from an input to the corresponding +/- outputs. *2		9		dB
Slew rate	SR	(Design guarantee value *1)		0.15		V/µs
Muting on voltage	VMUTE	The voltage at which the output on/off state changes		1.2		V
Power Supply Block (Using a 2S	B632K)	· ·				
5V power supply voltage		I _O = 200mA	4.75	5.00	5.25	V
Line regulation	∆V _O LIN	$5.6V \le V_{CC} \le 12V$		20	100	mV
Load regulation	∆V _O LOAD	$5mA \le I_O \le 200mA$		50	150	mV
Reset Block	•	•				
RESET pin high-level voltage	VORH		4.73	4.98	5.23	V
RESET pin low-level voltage	VORL	ISRL = 2mA, Cd-GND		100	200	mV
RESET pin threshold voltage	V _{RT}	*4		4.2		V
RESET pin hysteresis	V _{HYS}	*5	40	80	200	mV
RESET pin output delay time	td	Cd = 0.1µF		10		ms

*1: These parameters are not tested.

*2: The gain from input to output when only the $V_{\ensuremath{\text{IN}}\xspace}$ pins are used.


*3: The MUTE pin voltage when the output changes between the on and off states. When the MUTE pin is high, all the BTL amplifiers will be on, and the when MUTE is low, all the BTL amplifiers will be off.


*4: The 5V regulator voltage when the RESET pin goes from high to low.

*5: The 5V regulator voltage difference between the RESET pin going from high to low the RESET pin going from low to high. That is, the hysteresis.


Package Dimensions

unit : mm (typ)





Block Diagram



Pin Functions

Pin No.	Pin Name	Description		
1	V _{CC} 1	Power supply (This pin is shorted to V _{CC} 2 (pin 30)		
2	MUTE	Output on/off control		
3	V _{IN} 1	Channel 1 input		
4	VG1	Channel 1 input (Gain setting)		
5	V _O 1+	Channel 1 output (+)		
6	V ₀ 1-	Channel 1 output (-)		
7	GND	GND pin		
8	GND	GND pin		
9	GND	GND pin		
10	V _O 2-	Channel 2 output (-)		
11	V _O 2+	Channel 2 output (+)		
12	VG2	Channel 2 input (Gain setting)		
13	V _{IN} 2	Channel 2 input		
14	REG_C	Connect this pin to the external pnp transistor collector. (This is the 5V regulator output)		
15	REG_B	Connect this pin to the external pnp transistor base.		
16	RESET	Reset output		
17	CD	Connection for the reset delay time setting capacitor		
18	V _{IN} 3	Channel 3 input (Gain setting)		
19	VG3	Channel 3 input (Gain setting)		
20	V _O 3+	Channel 3 output (+)		
21	V _O 3-	Channel 3 output (-)		
22	GND	GND pin		
23	GND	GND pin		
24	GND	GND pin		
25	V _O 4-	Channel 4 output (-)		
26	V _O 4+	Channel 4 output (+)		
27	VG4	Channel 4 input (Gain setting)		
28	VIN ⁴	Channel 4 input (Gain setting)		
29	VREF	Reference voltage input		
30	V _{CC} 2	Power supply (This pin is shorted to V _{CC} 1 (pin 1)		

Equivalent Circuits


Equival			· · · · · · · · · · · · · · · · · · ·
Pin No.	Pin Name	Description	Equivalent Circuit
3 4 13 12 18 19 28 27	VIN ¹ VG1 VG2 VIN ³ VG3 VIN ⁴ VG4	Input pins.	VING* VIN* VCC GND VCC GND GND GND GND GND GND GND GND GND GND
5 6 11 10 20 21 26 25	V ₀ 1+ V ₀ 2- V ₀ 2- V ₀ 3+ V ₀ 3- V ₀ 4+ V ₀ 4-	Output pins.	VCC GND GND
2	MUTE	Muting control input. The outputs will be on when the MUTE pin is at the high level. The outputs will be off when the MUTE pin is at the low level; in particular, the outputs go to the high-impedance state at this time.	VCC MUTE GND GND VCC
29	VREF	Reference voltage input.	VREF VCC GND GND GND GND

Continued on next page.


LA6541ND

Continued fr	om precedin	g page.	
Pin No.	Pin Name	Description	Equivalent Circuit
16	RESET	Reset output. When REG C (5VREG) is high, RESET will be high. When REG C (5VREG) is low, RESET will be low. See section 11, Reset Operation, for details on the reset operation.	VCC REG_C(5VREG) VCC VCC RESET GND GND GND
17	CD	Reset output delay time setting. The delay time until the point the reset output switches from low to high is set by the capacitor connected between this pin and ground. See section 11, Reset Operation, for details on the reset operation.	

Application Circuit Example



Reset Operation



*1: td is the delay time. It is set by an external capacitor connected between the CD pin and ground. *2: The voltage at which RESET changes state is a typical value (voltage).

 products described or contained herein. SANYO Semiconductor Co.,Ltd. strives to supply high-quality high-re semiconductor products fail or malfunction with some probability. It is possible factors and the semiconductor products fail or malfunction with some probability. 	
malfunction could give rise to accidents or events that could endanger to to smoke or fire, or accidents that could cause damage to other propu- safety measures so that these kinds of accidents or events cannot occ- limited to protective circuits and error prevention circuits for safe de design.	erty. When designing equipment, adopt cur. Such measures include but are not
In the event that any or all SANYO Semiconductor Co.,Ltd. production controlled under any of applicable local export control laws and regulation export license from the authorities concerned in accordance with the about the authorities.	lations, such products may require the
No part of this publication may be reproduced or transmitted in any mechanical, including photocopying and recording, or any information s without the prior written consent of SANYO Semiconductor Co.,Ltd.	
Any and all information described or contained herein are subjective product/technology improvement, etc. When designing equipment, refection SANYO Semiconductor Co.,Ltd. product that you intend to use.	5
Information (including circuit diagrams and circuit parameters) herein is for volume production.	s for example only; it is not guaranteed
Upon using the technical information or products described herein, neith with regard to intellectual property rights or any other rights of SANY party. SANYO Semiconductor Co.,Ltd. shall not be liable for any clair intellectual property rights which has resulted from the use of the techni- above.	O Semiconductor Co.,Ltd. or any third n or suits with regard to a third party's