

May 2008

HI-6110 MIL-STD-1553 / MIL-STD-1760 BC / RT / MT Message Processor


FEATURES

- Monolithic CMOS Technology
- 3.3V operation
- Exceptionally low power
- On-chip message buffering
- Selectable master clock frequency
- Dual differential 1553 bus transceivers
- Bus Controller / Remote Terminal / Monitor Terminal operating modes
- Compliant to MIL-STD-1553B Notice 2 and MIL-STD-1760 Stores Management

APPLICATIONS

- MIL-STD-1553 Terminals
- Flight Control and Monitoring
- ECCM Interfaces
- Stores Management
- Test Equipment
- Sensor Interfaces
- Instrumentation

PIN CONFIGURATION (Top View)



See page 35 for 64-Pin QFN Pin Configuration

GENERAL DESCRIPTION

The HI-6110 is a CMOS integrated circuit implementing the MIL-STD-1553 (1553) data communications protocol between a host processor and a dual redundant 1553 data bus. The single chip architecture has a digital section containing all necessary logic and memory to process and store the command and data words for one complete 1553 message. The analog section includes dual transceivers coupled to the 1553 buses through external current mode transformers. The device is available in an industry standard 64-pin 9 mm square QFN package, making it the smallest dual redundant 1553 interface product on the market.

The HI-6110 may be configured as a Bus Controller (BC), a Remote Terminal (RT), a Monitor Terminal (MT), or a Monitor Terminal with assigned RT address. 16-bit registers store incoming and outgoing Command, Status and Data words. Using two 32-word data FIFOs, the HI-6110 can store the maximum number of 1553 words occurring in any message. For messages with transmitted data words, data may be written in advance or on-the-fly. Received data can be retrieved on-the-fly or all at once after the Valid Message flag is asserted.

BC message sequences are initiated by a rising edge on the BCSTART input, or a 0 to 1 transition at the BCSTART bit in the Control Register. All RT command responses are automatically initiated after a valid Command Word is received.

A single encoder services both buses, each of which have a dedicated analog transformer driver. Each driver dissipates less than 200 mW of on-chip power at 100% duty cycle.

Each bus receiver has a dedicated Manchester decoder. In BC mode, a RCV signal indicates when valid 1553 words are received. In RT/MT modes, RCV indicates a valid command received, while the 1553 command decoder updates a Message register so the external controller can identify command type and respond appropriately. Guaranteed by design, the HI-6110 cannot generate messages exceeding 660uS, the duration of a Command or Status Word plus 32 contiguous data words.

The external host controller reads and writes a simplified register structure in the HI-6110 over a 16-bit parallel bus. The system designer has flexibility over many aspects of configuration. Control and status monitoring can be done in hardware (by reading/writing control pins) or in software (by reading/writing register bits).

PIN DESCRIPTIONS

SIGNAL	FUNCTION	DESCRIPTION
STR	INPUT	During I/O operations, data is latched on rising edge. (12K ohm pull-up resistor)
R/W	INPUT	Device register access, READ = 1, WRITE = 0. (12K ohm pull-up resistor)
CS	INPUT	Chip Select for register reads and writes, active low. (12K ohm pull-down resistor)
D0 - D15	I/O	Data bus signals. (12K ohm pull-down resistors)
RA0 - RA3	INPUTS	Register access address, inputs are ORed with corresponding Control register bits.
		(12K ohm pull-down resistors)
BCSTART	INPUT	Message starts on rising edge when in BC mode. Input is ORed with a corresponding
		Control register bit, where a 0 to 1 transition will also trigger message start. (This input
		has a 12K ohm pull-down resistor.)
CLK	INPUT	System Clock. (12K ohm pull-down resistor)
GND	POWER	Power supply Ground, 0V.
MR	INPUT	Master Reset, active high. Clears all data FIFOs and all registers except the Control,
		Transmit Status Word and Transmit Mode Data Word registers. This input is ORed
		with a corresponding Control register bit. (12K ohm pull-down resistor)
ERROR	OUTPUT	ERROR goes high when a message error is detected.
		In BC mode, ERROR resets when BCSTART is asserted to begin the next message.
		For RT and MT modes, ERROR resets automatically after 3 to 4uS.
		This output signal mirrors a corresponding Status register bit.
VALMESS	OUTPUT	Goes high at the end of a valid message sequence. This output signal mirrors a
		corresponding Status register bit.
FFEMPTY	OUTPUT	When low, data is available in the receive data FIFO for the active bus. This output
		signal mirrors a corresponding Status register bit.
RFLAG	OUTPUT	Flag for register writes of received message words other than Data words.
		In BC mode: Goes low when a Status Word register is written.
		In RT or MT mode: Goes low when either a Command word, Status word, or Mode
		data word register is received and written in a register. This output mirrors a
		corresponding Status register bit.
RF0 /	OUTPUT	RF0 function: If a "1" when reading Bus A Word or Bus B Word registers, the stored
RCMDA		word had data sync.
		RCMDA function: In RT mode or MT mode, RCMDA goes high when a valid
		receive command has been decoded on Bus A.
		This output mirrors a corresponding Status register bit.
RF1 /	OUTPUT	RF1 function: If a "1" when reading Bus A Word or Bus B Word registers, the stored
RCMDB		word had command sync.
		RCMDB function: In RT mode or MT mode, RCMDB goes high when a valid
		receive command has been decoded on Bus B.
		This output mirrors a corresponding Status register bit.
RCVA	OUTPUTS	Receive A and Receive B flags: In BC mode, these signals go high when any valid
RCVB		word is received on Bus A or Bus B.
		In RT or MT mode, these signals go high when a valid command is received on Bus A
		or Bus B. For valid RT-to-RT only, RCV goes high after command word pair. These
		output signals mirror two corresponding Status register bits.
TXINHA	INPUT	Logic one disables the Bus A transmitter. (12K ohm pull-up resistor)
TXINHB	INPUT	Logic one disables the Bus B transmitter. (12K ohm pull-up resistor)
BUSA, BUSA	XFMR	Positive and negative polarity of 1553 signals for Buses A and B. These signal pairs
BUSB, BUSB		connect the analog transceivers to the external transformer.
BCMODE	INPUT	Selects operating mode. This input signal is ORed with a corresponding
		Control register bit. (12K ohm pull-up resistor)
RTMODE	INPUT	Selects operating mode. This input signal is ORed with a corresponding
		Control register bit. (12K ohm pull-down resistor)
RTA0-RTA4	INPUTS	Remote Terminal address inputs, for RT mode. (12K ohm pull-up resistors)
RTAP	INPUT	This input sets Remote Terminal address parity, odd. (12K ohm pull-down resistor)
VDDLOG	POWER	+3.3VDC ±5% power supply input for internal logic

FUNCTIONAL DESCRIPTION

HOST INTERFACE

The Holt HI-6110 provides a simple interface between a host subsystem and a MIL-STD-1553 dual redundant data bus. Messages are processed one at a time. The HI-6110 automatically handles message formatting, error checking, message data buffering, protocol checking and default responses. The host may override default message responses by updating registers on-the-fly.

The host communicates with the HI-6110 using a 16-bit bidirectional data bus. On-chip bus transceivers allow the device to be connected to the MIL-STD-1553 data buses using external coupling transformers.

The HI-6110 can be configured as 1553 Bus Controller (BC), Remote Terminal (RT) or Bus Monitor (MT). The BCMODE and RTMODE inputs define the mode of operation as follows: BCMODE RTMODE 1553 OPERATING MODE

MODE	RTMODE	1553 OPERATING MODE
1	0	Bus Controller (BC)
0	1	Remote Terminal (RT)
1	1	Bus Monitor (no assigned RT address)
0	0	Bus Monitor with assigned RT address

The HI-6110 is further configured by setting various configuration bits in the on-chip Control Register. Different sets of 16-bit registers and message data FIFOs are available depending upon the mode of operation (BC, RT or MT). The STR pin is used as the timing signal for data read and write cycles. Data is output on the 16-bit bidirectional data bus, D15-D0, when R/W is high and STR is low. D15-D0 are inputs when R/W is low, and data is written into internal registers on the rising edge of the STR signal. The Chip Select input CS must be low for all register read / write operations:

CS	R/W	STR	D15-D0	OPERATION
1	Х	Х	High impedance	No operation
0	Х	1	High impedance	No operation
0	1	0	Output	Read
0	0	0	Input	Write (on STR rising edge)

Four Register address inputs (RA3, RA2, RA1, RA0) are used to select internal registers during host read or write operations. Note that internal registers may be write-only, read-only or read/write. The register address map is different for BC, RT and MT modes as not all registers are used in each mode. Table 1 defines the HI-6110 address map in detail.

Table 1. HI-6110 Internal Register Address Map

	REGISTER READ (R/W=1)				
ADDRESS		MODE			
RA3:0	BC	RT or MT with assigned RT address	MT without assigned RT address		
0000	STATUS WORD 1 (if RT-RT, Receive RT)	COMMAND WORD 1	COMMAND WORD 1		
0001	STATUS WORD 2 only RT-RT Transmit RT	COMMAND WORD 2 (from last RT-RT)	COMMAND WORD 2 from last RT-RT		
0010	-	RECEIVED MODE DATA WORD	BC-transmitted MODE DATA WORD		
0011	-	RECEIVED STATUS WORD (from last RT-RT)	Transmit RT STATUS WORD from last RT-RT		
0 1 0 0	RECEIVED DATA FIFO	RECEIVED DATA FIFO	DATA FIFO, incl. RT-transmitted mode data		
0101	STATUS REGISTER	STATUS REGISTER	STATUS REGISTER		
0 1 1 0	-	MESSAGE REGISTER	MESSAGE REGISTER		
0111	ERROR REGISTER	ERROR REGISTER	ERROR REGISTER		
1000	-	-	STATUS WORD (from receiving RT, if RT-RT)		
1001	BUSAWORD	BUSAWORD	BUSAWORD		
1010	BUS B WORD	BUSBWORD	BUSBWORD		
1 1 0 0	CONTROLREGISTER	CONTROLREGISTER	CONTROL REGISTER		

	REGISTER WRITE (R/W=0)			
ADDRESS	MODE			
RA3:0	BC	RT or MT with assigned RT address	MT without assigned RT address	
X 0 0 0	COMMAND WORD 1	TRANSMIT STATUS WORD		
X 0 0 1	COMMAND WORD 2 (used for RT-RT only)	TRANSMIT MODE DATA WORD	-	
X 0 1 0	TRANSMIT DATA FIFO	RESET TRANSMIT DATA FIFO	-	
X 0 1 1	-	TRANSMIT DATA FIFO	-	
X 1 X X	CONTROL REGISTER	CONTROL REGISTER	CONTROL REGISTER	

Table 2. MIL-STD-1553 Word Type Decoding

SIGNALS RF1 AND RF0 IDENTIFY LAST RECEIVED 1553 WORD TYPE				
SIGNAL		MODE		
RF1 RF0	BC	RT or MT with assigned RT address	MT without assigned RT address	
0 0	-	-	-	
0 1	pulses low if STATUS WORD 2	Valid Receive Command Bus A	Valid Receive Command Bus A	
1 0	-	Valid Receive Command Bus B	Valid Receive Command Bus B	

While reading the BUS A WORD or BUS B WORD registers, sync type for the stored word can be determined from the RF0 and RF1 outputs. While the /STR input is held low, output RF1 = 1 if the stored Bus Word had Command Sync, or output RF0 = 1 if the stored Bus Word had Data Sync.

BUS CONTROLLER

The HI-6110 is configured for Bus Controller operation by setting the BCMODE input high and the RTMODE input low. Alternatively, Control Register bits 3:2 (RTMODE:BCMODE) may be programmed to 0:1. Control Register bits 3:2 are logically ORed with the input pins with the same signal name.

Figure 1. shows a block diagram of the HI-6110 in Bus Controller mode

INITIALIZATION

In Bus Controller mode, the user must first perform a Master Reset to initialize the BC protocol engine and clear all message registers and data FIFOs. This may be achieved by pulsing the MR input high, or writing a "1" to Control Register bit 0. The user must select a master clock (CLK) frequency by programming Control Register bits 11 and 12, and the Response Time Out must be programmed per Control Register bit 14. Refer to the BC Register Formats section for a full description of available registers and their functions in Bus Controller Mode.





Figure 1. Block Diagram - Bus Controller Mode


REGISTER FORMATS (BC Mode)


		STER (R/W) Write Address: X1XX, Read Ad	dress: 1100
×			The Control Register settings determine HI-6110 operating mode, clock frequency and the bus enabled for transmit. It can also be used to address registers for read/write operations, to assert master reset, and to initiate MIL-STD-1553 message sequences.
<u>BIT</u> 15	NAME	FUNCTION Not used in BC mode	
14	REPTO	Controls the time-out which causes the No Respo	onse Error. usec for 5.2.1.7 of the RT Validation Test Plan)
13 12	- CLKSEL	Not used in BC mode Selects the frequency of the HI-6110 external CL CLKSEL Value 0 24 MHz 1 12 MHz	K input, as follows:
11 10-7 6	Reserved RA3:0	This bit must be written to "0". Register Address for HI-6110 register and data	read and write operations. The register address is defined by nding input pins. Writting Control Register bits 10:7 to 0000 is r HI-6110 register addressing.
5-4	TRB, TRA	Setting either TRA or TRB to "1" enables trans TRB selects neither bus. The BC protocol en Manchester decoder and RCV output signal are	mit on MIL-STD-1553 BUS A or BUS B. Setting both TRA and gine connects to the selected, active bus. The 1553 receiver, still operational on the inactive bus. Valid words received on the tive bus by reading the Bus A Word or Bus B Word register. override bus enablement.
3-2	RTMODE, BCMODE	allowing the user to select 1553 operating mode ofRTMODEBCMODE1553 OPERATION00Bus Monitor (MT)01Bus Controller (Controller	NG MODE F), with assigned RT address BC)
1	BCSTART	· · · · · ·	a BC message sequence. This bit should be reset before next
0	MR	Master Reset. Writing "1" and then "0" to this bit	performs the same function as pulsing the MR pin. All register et is asserted. The Control Register is the exception; it is not
TRA		FIFO (Write only) Write Address: X010	The Transmit Data FIFO is 32-words deep and holds MIL- STD-1553 message data. The FIFO is cleared on Master Reset.
MSB	5 14 13 12 1	1 10 9 8 7 6 5 4 3 2 1 0 LSB	Message data to be transmitted by the BC may be loaded into the TRANSMIT DATA FIFO by the host prior to BCSTART. Any data word must be loaded before mid-parity bit for the 1553 word it follows. Words are transmitted in the order they are loaded.
		FIFO (Read only) Read Address: 0100 STD-1553 Message Data Word 15:0 1 10 9 8 7 6 5 4 3 2 1 0 LSB	The Receive Data FIFO is 32-words deep and holds MIL- STD-1553 message data. The FIFO is cleared by Master Reset or when BCSTART occurs. All MIL-STD-1553 data words received by the BC are stored in the Receive DATA FIFO. A low FFEMPTY flag (output pin or Status register bit) means message data is available to be
-			Status register bit) means message data is available to b read by the host. Successive data reads cause FFEMPTY go high when the last word is read.

BC OPERATION



BC OPERATION





ISSUING BC COMMANDS

Register operations in the HI-6110 can be addressed using either the RA0-RA3 inputs or the RA3:RA0 bits in the Control Register. Each RA input is logically ORed with its corresponding Control Register bit. When using input pins for register addressing, the Control Register bits 10:7 must be reset. Register addressing via Control Register bits 10:7 is a 2-step process. First, the target register address is written to the Control Register (and the RA0-RA3 inputs must be held low). Next, the desired register operation is performed: the Control Register provides the register address while the R/W and STB inputs specify data direction and clock the data transfer.

A MIL-STD-1553 Bus Controller message can be preloaded into the HI-6110 by writing the required Command Word to the Command Word 1 Register. The Command Word 2 register is used to hold the second (Transmit) Command Word for RT to RT commands. Message data for MIL-STD-1553 Receive commands are loaded by the host into the Transmit Data FIFO. For Mode Code commands with data word, a data word to be transmitted must be written to the Transmit Data FIFO.

ABC message sequence commences when a positive edge occurs at the BCSTART input pin, or when Control Register bit 1 (BCSTART) transitions from 0 to 1 as a result of a register write operation by the Host. Control Register bit 1 is NOT automatically reset upon BC message sequence execution. Therefore, when using the Control Register to start message sequences, it is first necessary to reset bit 1 before it is set to initiate the next message sequence. The MIL-STD-1553 message is properly formatted by the HI-6110 and output on the selected MIL-STD-1553 data bus.

The HI-6110 waits for a response from the MIL-STD-1553 bus if the command type expects a response. The responding RT's Status Word is captured in the HI-6110 Status Word 1 Register. The Status Word 2 register is used to capture the Status Word from the transmitting RT during RT-to-RT transfer commands. Message data words received from the transmitting RT are stored in the Receive Data FIFO. A mode data word received from the transmitting RT is also stored in the Receive Data FIFO.

If the reply from the MIL-STD-1553 responding terminal was a valid response and met all response time, Sync and Data

encoding, parity checks, word count, RT address, and contiguous message requirements, then the VALMESS output pin goes high and bit 7 in the Status Register is set. The host may then retrieve the contents of the Status Word register(s) and Receive Data FIFO as required by the application software. The FFEMPTY output pin will be low if the FIFO contains at least one data word, and the corresponding bit 3 in the Status Register will be reset. When all data words have been read by the host controller, the FFEMPTY output pin goes high, and bit 3 in the Status Register is set.


The final result of any BC message sequence is assertion of either a VALMESS flag or an ERROR flag. If an error is detected during a MIL-STD-1553 message sequence, the ERROR output pin is asserted, corresponding bit 8 in the Status Register is set, and the appropriate error bit(s) are set in the Error Register. The host may interrogate the Error Register to determine what action is necessary to correct the error. The VALMESS output remains low for any message for which an error is detected.

There are limited circumstances when VALMESS may be followed by ERROR. For example, if the BC requests an RT response with 4 data words but instead receives 5, the extra data word will cause the VALMESS flag to be reset and ERROR to be set. The host controller has the option of reading RT responses on-the-fly by monitoring the RFLAG and FFEMPTY flags, or may simply wait for end of sequence flags, VALMESS or ERROR.

While the Transmit Data FIFO may be pre-loaded before starting a message sequence, any data word may be loaded on the fly, as long as it is written before mid-sync during that word's transmit window. In order to have the full 32 word capacity available, the Transmit Data FIFO should be cleared before writing data. The FIFO is cleared at Master Reset, or when VALMESS or ERROR is asserted at the end of a message.

The Receive Data FIFO is cleared at Master Reset, or by performing a series of FIFO read operations until FFEMPTY goes high. The Receive Data FIFO will not accept new receive data when full. The FIFO must have at least one empty register by mid-sync within the time window for any incoming data word.

EXAMPLE BC MIL-STD-1553 MESSAGE SEQUENCES



EXAMPLE BC MIL-STD-1553 MESSAGE SEQUENCES

Host Write CW1 (Command Word) Host Read SW1 (Status Word) BCSTART MIL-STD-1553 Bus MIL-STD-1553 Bus Mode Code Command From HI-6110 Bus Controller From RT VALMESS The HI-6110 Bus Controller issues a Mode Command with Data Word (Transmit) The HI-6110 Bus Controller issues a Mode Command with Data Word (Transmit) The HI-6110 Bus Controller issues a Mode Command with Data Word (Transmit) Host Write CW1 (Command Word) Host Read Data FIFO (Mode Data) Host Write CW1 (Command Word) Host Read SW1 (Status Word)
MIL-STD-1553 Bus Mode Code Command Image: Command From HI-6110 Bus Controller From RT VALMESS Image: Command From RT Image: Command Image: Command Image: Command VALMESS Image: Command Image: Command Image: Command Image: Command Image: Command Image: Command Image: Command Image: Command Image: Command Image: Command Image: Command Image: Command <
MIL-STD-1553 Bus Command I Word I From HI-6110 Bus Controller From RT VALMESS Image: Status Word (Transmit) The HI-6110 Bus Controller issues a Mode Command with Data Word (Transmit) to a Remote Terminal. The Status Word are mode data word are received; the data word is stored in the Receive FIFO. Status Word and mode data are read by the host Host Read Data FIFO (Mode Data) Host Write CW1 (Command Word) Host Read SW1 (Status Word)
Example 5. Mode Code with Data Word (Transmit) The HI-6110 Bus Controller issues a Mode Command with Da Word (Transmit) to a Remote Terminal. The Status Word ar mode data word are received; the data word is stored in th Receive FIFO. Status Word and mode data are read by the host Host Write CW1 (Command Word) Host Read Data FIFO (Mode Data)
Word (Transmit) to a Remote Terminal. The Status Word ar mode data word are received; the data word is stored in the Receive FIFO. Status Word and mode data are read by the host Host Write CW1 (Command Word) Host Read SW1 (Status Word)
STR
BCSTART
VALMESS
FFEMPTY
Example 6. Mode Code with Data Word (Receive) The HI-6110 Bus Controller issues a Mode Command with Da word (Receive) to a Remote Terminal on the bus. The correstatus Word is returned and read by the host.
Host Write Data FIFO (Mode Data) Host Write CW1 (Command Word) STR
BCSTART
MIL-STD-1553 Bus Mode Code ModeStatus Command DataWord From HI-6110 BC From RT
VALMESS

EXAMPLE BC MIL-STD-1553 MESSAGE SEQUENCES

Example 7. Broadcast BC to RT(s) Tra	nsfer The HI-6110 Bus Controller issues a Broadcast Receive Command with 3 data words to all Remote Terminals.
Host Write Data FIFO (Data Word 1) Host Write D	vata FIFO (Data Word 2)
Host Write CW1 (Command Word)	ite Data FIFO (Data Word 3)
STR	
	Receive Data Data Data
MIL-STD-1553 Bus	Command Word 1 Word 2 Word 3
	From HI-6110 Bus Controller
VALMESS	
Example 8. Broadcast RT to RT(s) Tran	The HI-6110 Bus Controller issues a Broadcast RT to RT transfer Command with 2 data words to a Remote Terminal on the bus.
	The RT broadcasts the message and the Bus Controller validates
	the RT response. The transmitted data words are captured by the HI-6110 Bus Controller and may be read by the host controller.
	Host Read Data FIFO (Data Word 2)
Host Write CW2 (Transmit Command)	Host Read Data FIFO (Data Word 1)
Host Write CW1 (Receive Command)	Host Read SW2 (Status Word Tx)
	$\checkmark \checkmark \checkmark$
BCSTART	
MIL-STD-1553 Bus	Transmit
Command	Command Word (Tx) Word 1 Word 2
	Bus Controller From Transmitting RT
VALMESS	
Example 9. Broadcast Mode Code wi	thout Data Word The HI-6110 Bus Controller issues a Broadcast Mode Command
Host Write CW1 (Command Word)	without data word to all Remote Terminals on the bus.
STR	
Π	
BCSTART	Mode Code
	Command
Fror	n HI-6110 BC
VALMESS	
Example 10. Broadcast Mode Code	with Data Word The HI-6110 Bus Controller issues a Broadcast Mode Command with data word to all Remote Terminals on the bus.
Host Write CW1 (Command Word) Host Write	Data FIFO (Mode Data)
STR T	
	Node Code Mode
MIL-STD-1553 Bus	Command Data
	From HI-6110 BC
VALMESS	

HOLT INTEGRATED CIRCUITS 11

REMOTE TERMINAL

The HI-6110 is configured for Remote Terminal operation by setting the BCMODE input low and the RTMODE input high. An alternative is programming Control Register bit 2 (BCMODE) to a "0" and programming Control Register bit 3 (RTMODE) to a "1". These Control Register bits are logically ORed with their corresponding input pins.

Figure 2. shows a block diagram of the HI-6110 in Remote Terminal mode.

INITIALIZATION

In Remote Terminal mode, the host controller first performs a Master Reset to initialize the RT protocol engine and clear all message registers and data FIFOs. This may be achieved by pulsing the MR input high, or writing a "1" and then a "0" to Control Register bit 0. The user must select a master clock (CLK) frequency by programming Control Register bits 11 and 12. Refer to the RT Register Formats section for a full description of available registers and their functions in Remote Terminal Mode.





Figure 2. Block Diagram - Remote Terminal Mode

REGISTER FORMATS (RT Mode)

CON	ITROL REGI	STER (R/W) Write Address: X1XX, Read Address: 1100
Х	14 13 12 11	master reset as well as data word suppression when illegal
BIT	NAME	FUNCTION
15	-	Not used.
14	REPTO	Controls the time-out which causes the No Response Error.
		 17 usec Gap (equivalent to the 57 usec measurement of 5.2.1.7 of the RT Validation Test Plan) 131 usec Gap
13	IDWT	Inhibit Data Word Transmission. When "illegal command detection" is required, this feature alows "command illegalization". When the IDWT bit is set, normal transmission of ordinary and mode data words is suppressed for all transmit commands. NOTE: There will be no VALMESS or ERROR assertion for the affected message. For normal response to the next command, this bit must be reset before that command's Status Word bit 0 is transmitted.
12	CLKSEL	Selects the frequency of the HI-6110 external clock input. CLKSEL equals "0" selects a 24 MHz clock while CLKSEL equals "1" selects a 12 MHz clock.
11	Reserved	This bit must be reset to "0"
10-7	RA3:0	Register Address for HI-6110 register and data read / write operations. The register address is defined by the logical OR of these bits and their corresponding input pins. Setting Control Register bits 10:7 to 0000 ensures that only the input pins are used for addressing registers.
6	RERR	Reset ERROR. If RERR is low, the ERROR output pin can only be reset by asserting MR, master reset. Writing RERR high causes the ERROR output to be reset (rising edge). If the RERR is left high, the ERROR output will automatically reset after 3 to 4 microseconds. For normal operation, this bit is set to "1".
5-4	TRB, TRA	Setting either TRA or TRB to "1" enables transmission on MIL-STD-1553 BUS A or BUS B. Setting both TRA and TRB selects neither bus. The RT protocol engine connects to the selected, active bus. The 1553 receiver Manchester decoder and RCV output signal are still operational on the inactive bus. This is useful when the remote terminal receives a command on the inactive bus, indicated by RCV signal output. The RT must switch active buses to service the command. Valid words received on the inactive bus can be read without changing active bus by reading the Bus A Word or Bus B Word register, but the terminal cannot respond as transmit is disabled. NOTE: the TXINHA and TXINHB input pins can override bus enablement.
3-2	RTMODE, BCMODE	HI-6110 mode select. These Control Register bits are logically OR'ed with their corresponding input pins allowing the user to select 1553 operating mode under either hardware or software control: RTMODE BCMODE 1553 OPERATING MODE
		0 0 Bus Monitor (MT), with assigned RT address
		0 1 Bus Controller (BC)
		1 0 Remote Terminal (RT)
		1 1 Bus Monitor (MT), without assigned RT address
1	-	Not used in RT mode.
0	MR	Master Reset. Writing "1" and then "0" to this bit performs the same function as pulsing the MR pin. All registers and data FIFOs are cleared when master reset is asserted. The Control Register is the exception; it is not affected by master reset.




The 32-word Transmit Data FIFO holds MIL-STD-1553 message data. Each data word for transmit must be written into the FIFO before mid-parity bit transmission for the preceding MIL-STD-1553 word occurs. Words are transmitted in the order loaded. The FIFO is cleared by Master Reset, at assertion of VALMESS or ERROR outputs, or by any write to register address X010. See section, "AC Electrical Characteristics" for special timing requirements when writing to register address X010 to reset the FIFO.




In RT mode, the Bus A Word register holds the last valid MIL-STD-1553 word received on Bus A. The Bus B Word register holds the last valid MIL-STD-1553 word received on Bus B.

RT OPERATION



RT OPERATION

	STATUS REGISTER (Read only) Read Address: 0101			
0 MSB 15	Not used 0 0 0 0 0 14 13 12 11 10	Image: Second state of the second s		
BIT	NAME	FUNCTION		
15-9	INAME	Not used. These bits are set to "0".		
8	- ERROR			
ŏ	ERROR	This bit is reset to "0" after MR, and will automatically reset 2 to 3 uS after assertion if Control register RERR bit is set. ERROR is set to a "1" if the last sequence had an error. The nature of the message error can be determined by examining the Error Register. The ERROR output pin reflects the state of this bit.		
7	VALMESS	This bit is a "0" after reset or after a MIL-STD-1553 message containing an error. VALMESS goes high upon completion of an error-free MIL-STD-1553 message sequence. VALMESS is reset to a zero each time a valid command is received on the active bus. The VALMESS output pin mirrors the state of this bit.		
6	6 RF1 This bit goes high when a valid Receive Command arrives on Bus B. It is reset by the RCV B flag.			
5	RF0	This bit goes high when a valid Receive Command arrives on Bus A. It is reset by the RCV A flag.		
4	RFLAGN	During a message sequence this bit goes low at the arrival of a Command Word, Status Word, or Mode Data Word. For consecutive words, this bit will momentarily go high between words. The RFLAG output reflects the state of this bit.		
3	FFEMPTY	If "0", the receive Data FIFO contains at least one unread data word. This bit is set to "1" upon master reset, or when the user has read all available received data words from the receiver Data FIFO. The FFEMPTY output pin reflects the state of this bit.		
2	RCVB	Set to "1" upon receipt of a valid Command Word on Bus B except for RT-to-RT receive commands when it is set after the second Command Word is received. The RCVB output pin mirrors the state of this bit.		
1	RCVA	Set to "1" upon receipt of a valid Command Word on Bus A except for RT-toRT receive commands when it is set after the second Command Word is received. The RCVA output pin mirrors the state of this bit.		
0	IDLE	If "1", the RT is idle. This bit is "0" throughout the time the RT is processing a valid MIL-STD-1553 Command message. The bit returns to a "1" when the message is completed.		



The RT Error Register is cleared at Master Reset and error flags are automatically reset if Control Register bit 6 = "1". If an error is encountered during message execution, the ERROR pin goes high, the ERROR bit is set in the Status Register, and one or more bits are set in the Error Register to specify the type of error detected.

BIT	NAME	FUNCTION
15 - 10	-	Not used. These bits are set to "0".
9	RTPARERR	RT Parity Error in the pin-programmed RT address. RT address parity is checked only at Master Reset, and once this bit is set, the host controller must perform a subsequent Master Reset to update parity status.
8	-	Not used. This bit is set to "0".
7	FFERR	Data was not available in the Transmit Data FIFO.
6	-	Not used. This bit is set to "0".
5	CONERR	Contiguous Message Error: Transmission was not contiguous.
4	GAPERR	Bus activity was detected in the 4.0 uS gap after a valid message was completed.
3	SEQERR	The next event after a Command Word was erroneous. For example, a gap following a valid receive Command Word, or a contiguous Data Word following a transmit Command Word.
2	SYNCERR	Sync Error: Expected Command Sync and got Data Sync, or vice versa.
1	MANERR	Manchester Encoding Error: The decoder detected an error in Manchester encoding, bit count or parity.
0	NORCV	This bit is set when a data word is expected while processing a receive command, but a gap is detected. It is also set when an RT-to-RT "No Response Timeout" occurs, as defined per MIL-HDBK-1553, Figure 8 "RT-RT Timeout Measurement". The HI-6110 asserts this error when the bus dead-time between the RT- RT command pair and the transmit RT Status Word exceeds 15 uS.

RT OPERATION

TRANSMIT MODE DATA WORD REGISTER (Write only) Write Address: X001										
Mode Data Word 15:0 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 MSB	15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 MSB LSB				The write-only Transmit Mode Data Word register is loaded by the host with the Mode Data word to be transmitted by the remote terminal in response to a mode code with mode data word (transmit) command. The Transmit Mode Data Word register is not affected by MR, master reset.					
RECEIVE MODE DATA WORD REGISTER (Read on	ly) Read	Ad	dress: 0010							
Mode Data Word 15:0 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 MSB	0 LSB	V W	he read-only Receive I alue of the last mode dat ith data word (receive) o egister is reset only by M	a word recommand	ceive add	ed during a mod Iressed to this F	de code			
MESSAGE REGISTER (Read only) Read Address: Not Used Message Type Flags 0 0 13 12 11 10 9 8 7 6 5 4 3 2 1 MSB 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1	The Message Register identifies command type when a new valid command is received from the MIL-STD-1553 bus controller. When a valid command is received, message type is decoded and appropriate Message Register bit(s) are set. Two bit pairs are mirrored: Bit pair 3 and 12, Bit pair 5 and 13. In the table below, "RTA" indicates assigned Remote Terminal address. Broadcast command occurs when address = 11111. Bit 10 is set for mode code or non-RT-RT transmit commands where bits 15:11 equal RTA or 11111. Bit 10 enables detection and "illegalization" for three undefined mode code command types listed in the table below.									
Hex Last Valid Command Decoded	Comr	mar	d Word 1 Bit Fields	Cor	nma	and Word 2 Bit F	ields			
NON-MODE COMMANDS0001Receive command from BC, not broadcast0080Receive command from BC, broadcast0004Receive command, RT-RT, not broadcast0100Receive command, RT-RT, broadcast0402Transmit command, RT-RT, broadcast0402Transmit command, RT-RT, not broadcast0200Transmit command, RT-RT, broadcast0200Transmit command, RT-RT, broadcast0410MC0-MC150410MC0-MC150410MC0-MC150410MC0-MC150410MC0-MC150410MC0-MC150400MC0-MC150400MC0-MC151/R=0broadcast, UNDEFINED0400MC16-MC310400MC16-MC3	15:11 RTA 11111 RTA 11111 RTA not 11111 11111 RTA 11111 RTA 11111 RTA 11111 RTA 11111	10 0 0 1 0 0 1 1 0 0 1 1 0 0	9:5 4:0 00001 -11110 XXXXX 0000 or 11111 0XXXX 0000 or 11111 0XXXX 0000 or 11111 0XXXX 0000 or 11111 0XXXX 0000 or 11111 1XXXX 0000 or 11111 1XXXX	not RTA RTA	1 1 1 Coi or	9:5 00001-11110 00001-11110 00001-11110 mmand Word 2 nly applies for -RT commands	xxxxx xxxxx xxxxx			
RESET TRANSMIT DATA FIFO (Write Only) Write A Don't Care X <td< th=""><th colspan="5"> X010 Performing a host write cycle to register address X010 causes the Transmit Data FIFO to be cleared. New data may be loaded into the FIFO by writing to register address X011 as described above. Note that no data is stored when performing a write cycle to register address X010 and the actual data presented on the databus is not used (don't care). </th></td<>	 X010 Performing a host write cycle to register address X010 causes the Transmit Data FIFO to be cleared. New data may be loaded into the FIFO by writing to register address X011 as described above. Note that no data is stored when performing a write cycle to register address X010 and the actual data presented on the databus is not used (don't care). 									

REMOTE TERMINAL OPERATION

The HI-6110 remote terminal (RT) address is set by wiring the RTA4:RTA0 input pins to the desired address. RTA0 is the least significant address input. The RTAP input must be set/reset to reflect odd parity for the RA4:0 address inputs. Upon Master Reset, the HI-6110 reads the RT address inputs and checks for correct parity. If a parity error is detected, the PARERR bit is set in the Error Register and the HI-6110 RT will not respond to MIL-STD-1553 Command Words. The host controller must correct the RT address-parity mismatch, then reassert Master Reset to enable bus operations.

When configured as a Remote Terminal, the HI-6110 continuously monitors both MIL-STD-1553 buses. Each received Command Word is checked for validity. The RCVA and RCVB outputs are asserted only when a received command is valid. Valid is defined as having an RT address matching the pin-programmed RT address or the command is a broadcast command. If a valid command is received on Bus A, the RCVA signal goes high to notify the host. Similarly, when a valid command arrives on Bus B, the RCVB signal goes high.

The received command may be read from the appropriate Command Word register, or the Message register may be read to quickly determine the type of response needed. The RT protocol sequencer will initiate a response in accordance with the requirements of MIL-STD-1553. If the message type requires a Status Word response and the bus TR bit is set in the Control Register, the HI-6110 RT will automatically transmit its Status Word approximately 7 to 9 uS after RCVA or RCVB goes high. The Status Word register can be modified up to 1.3 uS past mid-sync, occurring when the Status Word is transmitted.

If transmit data words are part of the command response, the automatic response delay provides time for the host to load the Transmit Data FIFO. The first data word must be written to the FIFO not later than 20 uS after Status Word mid-sync. All data words must be written before mid-sync occurring within its transmission window. All data words may be written in rapid succession once RCVA or RCVB goes high.

Upon error-free completion of the message, VALMESS goes high. (One exception: broadcast mode code commands without mode data word do not generate VALMESS.) If an error is detected, VALMESS remains low and the ERROR signal goes high. The ERROR register can be read to determine error type.

In applications requiring illegal command detection, the HI-6110 readily handles command "illegalization". Upon detecting an illegal command, the host microcontroller takes steps to (a) send the Remote Terminal Status Word with the Message Error (ME) bit set (non-broadcast commands only), and (b) suppress transmission of any data words associated with the normal response to the command. For part (a), the Status Word register is modified by setting the ME bit. This is done first to make sure the change is effective before Status Word transmission begins. For part (b), bit 13 in the Control Register is set to suppress data word transmission.

NOTE: Once bit 13 is set in the Control register, the affected message will NOT conclude with VALMESS or ERROR assertion.

Control Register bit 13 should be written to a zero before the next message is processed. The host might perform the Control Register write as part of the RCV flag service routine in order to restore normal operation for legal commands.

The Receive Data FIFO is cleared at Master Reset, or by performing a series of FIFO read operations until FFEMPTY goes high. The Receive Data FIFO will not accept new receive data when full.


When the Control Register is written to change the active bus, the HI-6110 automatically resets any message in process on the former bus and begins a new message sequence on the new bus. To comply with RT response time limits, it is typically necessary to write the Control Register within 2 uS of the rising edge of the RCV flag on the alternate bus. Note that when the active bus is switched, the RT message sequencer retrieves and responds to the last valid command word received on the previously inactive bus. This applies regardless of when the command word was received. For this reason, bus switching should only occur in response to a current RCV or RCMD signal or otherwise be followed by a master reset.

The HI-6110 readily handles superseding commands. For superseding commands on the same bus as described in 5.2.1.4 of the RT Validation test, the 6110 will generate a new RCV flag upon receiving a valid command after a 4 uS gap. The message sequencer is automatically reset and the new sequence initiated.


RT validation section 5.2.1.8 "Bus Switching" tests a condition otherwise prohibited by the 1553 standard: overlapping valid commands on the two buses. To meet the requirements of this test, certain steps are required: (a) When switching buses for the superseding command, reset Control Register TRA and TRB bits for 200 nS minimum before setting the TRx bit for the newly active bus. This resets transmission for an in-process command response. To simplify the software, the example software does this for all bus switching. (b) The RT should always respond to the command occurring last. A potential problem occurs when an RT-RT receive command is interrupted by a valid command on the other bus. Although CW1 is valid for the remote terminal, RCV for all RT-RT commands occurs after CW1 and CW2 are both received. When a valid command that overlaps CW1 occurs on the other bus, its RCV will go high before the RT-RT RCV. The overlapping command occurs later, although its RCV precedes the RT-RT RCV. The RT-RT RCV must be ignored. To correctly respond to the overlapping command, the software must utilize the RCMDA and RCMDB signals as described below. Please refer to the software example in the reference design for a working implementation.

The RCMDA output goes high when a valid non-mode receive command is decoded on Bus A. The RCMDB signal performs the same function for Bus B. Successful compliance with RT validation 5.2.1.8 "Bus Switching" requires host interaction when RCMD is asserted for the inactive bus. When this occurs, the host should immediately make that bus active. If an ordinary receive command is coming from the Bus Controller, RCV for the newly-active bus will go high about 4 uS after RCMD. If an RT-RT receive command, RCV follows RCMD by 20 uS. In either case once RCV is asserted, the RT can begin polling FFEMPTY to acquire received data words as they arrive.

EXAMPLE RT MIL-STD-1553 MESSAGE SEQUENCES




EXAMPLE RT MIL-STD-1553 MESSAGE SEQUENCES



EXAMPLE RT MIL-STD-1553 MESSAGE SEQUENCES

Example 7. Mode C	Code with Data Word (Receive)	The HI-6110 RT receives a Mode Command with Data word (Receive) from the MIL-STD-1553 bus. The correct Status Word is returned and the host reads the Mode Data value. In this particular example, the host reads the Message Register to determine what type of MIL-STD-1553 command was received. A default value is used for the Status Word response.
	Host Read and Decode Message Register	Host Read MODE (Receive Mode Data)
STR -		
		I
MIL-STD-1553 Bus -	Mode Code Mode Command Data	
	From MIL-STD-1553 bus	s From HI-6110 RT
VALMESS		
- RCVA/B		
-		
The HI-6110 RT recei	cast BC to RT Transfer ves a Broadcast Receive Command with 3 MIL-STD-1553 bus. No Status Word is Host Read and Decode Message Host Change Bus if required	Host Read Data FIFO (Data Word 3) Host Read Data FIFO (Data Word 2) Host Read Data FIFO (Data Word 1)
	J	$\downarrow \downarrow \downarrow$
MIL-STD-1553 Bus -	Command Word_1_	Word 2Word 3
VALMESS		
RCMDA/B	Γ	· · · · ·
RCVA/B		
FFEMPTY		
HI-6110 is the trans	Host Write Data FIFO (Data Word 1) Host Write SW (Status Word) Host Read CW2 (Transmit Command) Read and Decode Message Register	The HI-6110 RT receives a Broadcast RT to RT transfer Command with 2 data words from the MIL-STD-1553 bus. The HI-6110 RT is the transmitter. Note that RCVA/B doesn't go high until the Transmit Command matching the HI-6110 RT address is received. The HI-6110 broadcasts the message and does not wait for a Status Word to be returned. Host Write Data FIFO (Data Word 2)
		I
MIL-STD-1553 Bus -	Receive Transmit Status	
	From MIL-STD-1553 bus	From HI-6110 RT
VALMESS		
RCVA/B		
FFEMPTY		

EXAMPLE RT MIL-STD-1553 MESSAGE SEQUENCES



BUS MONITOR

The HI-6110 may be configured as Bus Monitor with or without an assigned RT address. Resetting both BCMODE and RTMODE to "0" configures the HI-6110 as a Bus Monitor with assigned RT address (MT/RT mode). Setting both BCMODE and RTMODE to "1" configures the HI-6110 as a Bus Monitor without an RT address (MT mode). In either Mode, the HI-6110 captures all information that occurs on the selected MIL-STD-1553 bus. All bus transactions are checked for errors. If a message sequence is good, the VALMESS signal is asserted at the end of the message. If an error occurs, ERROR is asserted. The host may interrogate the ERROR Register to determine the nature of the error. Command Words, Status Words, Message Data and Mode Words are captured for all bus transactions and may be read by the host.

In MT/RT mode, the HI-6110 will respond to all MIL-STD-1553 messages with assigned RT address matching the pinprogrammed RT address. All conditions pertinent to RT responses are described in the previous Remote Terminal Mode section of this document. In MT mode (no assigned RT address), the HI-6110 does not transmit information to the MIL-STD-1553 bus and acts as a passive monitor as described by the MIL-STD-1553 specification.

Figure 3 represents the HI-6110 in MT mode.

INITIALIZATION

In Bus Monitor mode, the user must first perform Master Reset to initialize the MT protocol engine and clear all message registers and data FIFOs. This may be achieved by pulsing the MR input high, or writing a "1" to Control Register bit 0. The user must select a master clock (CLK) frequency by programming Control Register bits 11 and 12. Refer to the MT Register Formats section for a full description of available registers and their functions in Bus Monitor Mode.

In MT mode (without assigned RT address) the five RT Address input pins RTA0 to RTA4 must be pulled high or left unconnected. In the second case, internal pull-up resistors act to hold the five RTA inputs high. In MT mode, the RTAP pin is "don't care".





Figure 3. Block Diagram - Bus Monitor (without assigned RT address) Mode


REGISTER FORMATS (MT Mode)


MSB 15 14 BIT N, 15-13 -	8 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5	TER (R/W) Write Address: X1XX, Read Add $5^{6} \sqrt{2^{5}} \sqrt{2^{5}}$	The Control Register value specifies HI-6110 operating mode, clock frequency and specifies which bus is enabled for monitoring. Control Register bits can also be used for addressing registers in read/write operations, or to assert master reset.				
X X MSB 15 14 BIT N, 15-13 -	X 0 13 12 11 AME LKSEL	Image: 10 grad with the second state of the state	clock frequency and specifies which bus is enabled for monitoring. Control Register bits can also be used for addressing registers in read/write operations, or to assert				
15-13 -	LKSEL	Not used in MT mode. Selects the frequency of the HI-6110 external CLK					
	LKSEL	Selects the frequency of the HI-6110 external CLK					
12 C							
		CLKSEL Value 0 24 MHz	input, as follows:				
		1 12 MHz					
	eserved	Must be reset to "0"					
10-7 R			read / write operations. The register address is defined by the input pins. Setting Control Register bits 10:7 to 0000 ensures dressing.				
6 R	ERR	Reset ERROR. If RERR is low the ERROR output	signal is only reset on reception of a new valid command. RROR output . If the RERR bit is left high, ERROR outputs will				
5-4 M	5-4 MRB, MRA Setting either MRA or MRB to "1"connects the protocol engine to Monitor BUS A or Monitor BUS B. Setting both MRA and MRB selects neither bus. The 1553 receiver, Manchester decoder and RCV output signal remain operational on the inactive bus. When the monitor terminal receives a command on the inactive bus, its RCV signal output goes high. The MT must switch active buses so received data words, message results, etc. will be stored in the proper registers. Valid words received on the inactive bus can be read without changing active bus by reading the Bus A Word or Bus B Word Register, but any received message words, errors, message						
	TMODE, CMODE	results etc. are not updated if the bus is not enabled by setting the appropriate MRA or MRB bit. HI-6110 mode select. These Control Register bits are logically OR'ed with their corresponding input pins. The user can select 1553 operating mode under either hardware or software control: RTMODE BCMODE 1553 OPERATING MODE 0 1 Bus Controller (BC) 1 0 Remote Terminal (RT) 1 1 Bus Monitor without assigned RT address (MT) 0 0 Bus Monitor with assigned RT address (RT-MT) in which Control Register bits					
1 -			valid commands for which command terminal address matches erminal address. See the RT mode section.				
0 M		Master Reset. Writing "1" and then "0" to this bit p and data FIFOs are cleared when master reset affected by Master Reset.	performs the same function as pulsing the MR pin. All register is asserted. The Control Register is the exception; it is not				
RECEIVE	E DATA FI	FO (Read only) Read Address: 0100					
	— MIL-ST	ID-1553 Message Data Word 15:0	The Receive Data FIFO is 32-words deep and holds all MIL- STD-1553 received data words. The FIFO is cleared at Master Reset.				
15 14 MSB	13 12 11	10 9 8 7 6 5 4 3 2 1 0 LSB	A low FFEMPTY flag (output pin or Status register bit) means FIFO data is available to be read by the host. Successive data word fetches will cause FFEMPTY to go high when the last data word is read.				
		GISTER (Read only) Read Address: 1001 GISTER (Read only) Read Address: 1010					
MSB 15 14	13 12 11	Bus A/B Word 15:0	In MT mode, the Bus A Word register holds the last valid MIL- STD-1553 word received on Bus A. The Bus B Word register holds the last valid MIL-STD-1553 word received on Bus B.				

MT OPERATION



MT OPERATION






MESSAGE REGISTER (Read only) Read Address: 0110

The Message Register identifies command type when a new valid command is received from the MIL-STD-1553 bus controller. When a valid command is received, message type is decoded and appropriate Message Register bit(s) are set. Register bits 5 and 13 are mirrored.

Broadcast commands occur when Command Word bits 15:11 = 11111. Values other than 11111 indicate the Remote Terminal address for a non-broadcast command. Message Register bit 10 is set for any mode code or transmit command. This enables detection of the three undefined mode code command types listed under Bit 10 below.

Hex	Hex Last Valid Command Decoded			Command Word 1 Bit Fields			Command Word 2 Bit Fields			
	NON-MODE COMMANDS	15:11	10	9:5	4:0	15:11	10	9:5	4:0	
0001	Receive command from BC, not broadcast	RTA	0	00001 -11110	XXXXX					
0080	Receive command from BC, broadcast	11111	0	00001 -11110	XXXXX					
0004	RT-RT command, not broadcast	RTA	0	00001 -11110	XXXXX	XXXXX	1	00001-11110	XXXXX	
0100	RT-RT command, broadcast	11111	0	00001 -11110	XXXXX	not RTA	1	00001-11110	XXXXX	
0402	Transmit command, RT to BC	RTA	1	00001-11110	XXXXX					
	MODE CODE COMMANDS									
0410	MC0-MC15 T/R=1 no mode data, not broadcast	RTA	1	0000 or 11111	0XXXX	Command Word 2				
0400	* MC0-MC15 T/R=1 no mode data, broadcast	11111	1	0000 or 11111	0XXXX		on	ly applies for		
0410	MC0-MC15 T/R=0 not broadcast, UNDEFINED	RTA	0	0000 or 11111	0XXXX	RT-RT commands				
0400	MC0-MC15 T/R=0 broadcast, UNDEFINED	11111	0	0000 or 11111	0XXXX					
2420	MC16-MC31 T/R=1 mode data, not broadcast	RTA	1	0000 or 11111	1XXXX					
0400	* MC16-MC31 T/R=1 broadcast, UNDEFINED	11111	1	0000 or 11111	1XXXX					
0040	MC16-MC31 T/R=0 mode Data, not broadcast	RTA	0	0000 or 11111	1XXXX					
0800	0800 MC16-MC31 T/R=0 mode data, broadcast			0000 or 11111	1XXXX					
	[*] Two cases where 0400 is reset 550nS after RCV									

MT OPERATION



BUS MONITOR OPERATION (MT mode)

When configured as a Bus Monitor with no assigned RT address, the HI-6110 continuously monitors the selected MIL-STD-1553 bus and passively captures all bus traffic. The HI-6110 never transmits information onto the bus. When a Command Word is received, a validation check is performed. If the Command Word contains no errors, the RFLAG pin goes low and the HI-6110 MT captures the complete message in its internal registers and Receiver Data FIFO as appropriate.

If the valid Command Word was received on Bus A, the RCVA signal goes high to notify the host that a new message has commenced. The RCVB pin is asserted when the valid Command Word arrived on Bus B.

The Command Word may be read from the Command Word 1 register, or the Message register can be read to directly learn the type of command received.

If the monitored MIL-STD-1553 system utilizes RT-RT commands, special precautions arise if superseding commands may occur on the same bus. Consider this unusual sequence of events:

a) an RT-RT command pair is received. Command Word 1 addresses the receiving RT (called "RxRT" in this example) and Command Word 2 addresses the transmitting RT (called "TxRT").

b) following the RT-RT command pair, the Bus Monitor normally expects to see the TxRT Status Word followed by the commanded number of data words. Instead, the Bus Controller issues a superseding command to the RxRT; the word following the RT-RT command pair has command sync and is addressed to the RxRT (not the TxRT). The HI-6110 bus monitor treats the unexpected word as a superseding command for the RxRT. Monitor processing stops for the RT-RT message. The new command word is stored in the Command Word 1 register and the HI-6110 stores message results for the new superseding message in the appropriate registers. To assure this treatment for the RxRT superseding command, the host should apply Master Reset after completion of any fulfilled RT-RT command, following all necessary register operations by the host. This reset should be performed before reception of the next RT-RT command that might be followed by a superseding command to the RxRT occuring before the TxRT response.

The above paragraph describes an unlikely occurrence because the BC's transmission of a superseding command is likely to collide on the bus with the TxRT response to the original RT-RT command.


BUS MONITOR OPERATION (MT/RT mode)

When configured as a Monitor with assigned RT address, the HI-6110 responds to all commands that match its hardwired RT address as described in the RT section of this data sheet. All other bus traffic is monitored as described in this MT section.


EXAMPLE MT MIL-STD-1553 MESSAGE SEQUENCES

Example 1. BC TO RT Transfer The HI-6110 MT monitors a Receive Command with 3 data words fon the MIL-STD-1553 bus. The HI-6110 captures the message data words and does not respond to the bus. Host Read Status Word Received
Host Read Data FIFO (Data Word 2)
Host Read CW1 (Command Word) Host Read Data FIFO (Data Word 1)
MIL-STD-1553 Bus Receive WordWord_2Word_2Word_3Word_3Word_3
From Bus Controller From responding RT
RCVA/B
FFEMPTY
Example 2. RT TO BC Transfer The HI-6110 MT monitors a Transmit Command with 2 data words on the MIL-STD-1553 bus. The HI-6110 MT captures the Command Word from the BC and the Status Word and Message Data from the responding RT. Host Read Data FIFO (Data Word 2) Host Read Data FIFO (Data Word 1) Host Read Status Word Received
Host Read CW1 (Command Word)
MIL-STD-1553 Bus
From Bus Controller From responding RT
VALMESS
FFEMPTY
Example 3. RT TO RT Transfer
The HI-6110 MT monitors an RT to RT transfer with 2 data words command on the MIL-STD-1553 bus. The HI-6110 captures the message data and the Status Words from both the transmitting and Receiving RTs. Host Read Receiving Status Word (SW2) Host Read SWR (Status Word 1) Host Read SWR (Status Word 1)
Host Read CW2 (Transmit Command) Host Read Data FIFO (Data Word 2)
Host Read CW1 (Receive Command) Host Read Data FIFO (Data Word 2)
MIL-STD-1553 Bus Receive Transmit Status Data Data Status From Bus Controller From Transmitting RT From Receiving RT
VALMESS
RCMDA/B
RCVA/B
FFEMPTY


EXAMPLE MT MIL-STD-1553 MESSAGE SEQUENCES




EXAMPLE MT MIL-STD-1553 MESSAGE SEQUENCES



EXAMPLE MT MIL-STD-1553 MESSAGE SEQUENCES




DATA BUS TIMING DIAGRAMS



DATA BUS TIMING - WRITE

VALID

DATA BUS TIMING - READ



ABSOLUTE MAXIMUM RATINGS

Supply voltage (VDD)	-0.3 V to +5 V			
Logic input voltage range	-0.3 V DC to +3.6 V			
Receiver differential voltage	10 Vp-р			
Driver peak output current	+1.0 A			
Power dissipation at 25°C	1.0 W			
Solder Temperature	275°C for 10 sec.			
Junction Temperature	175°C			
Storage Temperature	-65°C to +150°C			

RECOMMENDED OPERATING CONDITIONS

Supply Voltage

VDD..... 3.3V... ±5%

Temperature Range

Industrial Screening......-40°C to +85°C Hi-Temp Screening.....-55°C to +125°C

NOTE: Stresses above absolute maximum ratings or outside recommended operating conditions may cause permanent damage to the device. These are stress ratings only. Operation at the limits is not recommended.

DC ELECTRICAL CHARACTERISTICS

VDD = 3.3 V, GND = 0V, TA = Operating Temperature Range (unless otherwise specified).

PARAMETER	SYMBOL	CONDITION	MIN	ТҮР	MAX	UNITS
Operating Voltage	VDD		3.15	3.30	3.45	V
Total Supply Current	ICC1	Not Transmitting		4	10	mA
	ICC2	Transmit one channel @ 50% duty cycle		225	250	mA
	ICC3	Transmit one channel @ 100% duty cycle		425	500	mA
Power Dissipation	PD1	Not Transmitting			0.06	W
	PD2	Transmit one channel @ 100% duty cycle		0.3	0.5	W
Min. Input Voltage (HI)	Vih	Digital inputs	70%			VDD
Max. Input Voltage (LO)	VIL	Digital inputs			30%	VDD
Min. Input Current (HI)	Ін	Digital inputs			20	μA
Max. Input Current (LO)	lıL	Digital inputs	-20			μA
Pull-Up / Pull-Down Current	lpud	Digital inputs and data bus		275		μA
Min. Output Voltage (HI)	Vон	louτ = -1.0mA, Digital outputs	90%			VDD
Max. Output Voltage (LO)	Vih	lout = 1.0mA, Digital outputs			10%	VDD
RECEIVER (Measured at Point "AD" in	Figure 6 unles	s otherwise specified)				
Input resistance	Rin	Differential	20			Kohm
Input capacitance	CIN	Differential			5	pF
Common mode rejection ratio	CMRR		40			dB
Input Level	VIN	Differential			9	Vp-р
Input common mode voltage	VICM		-5.0		5.0	V-pk
Threshold Voltage - Direct-coupled Detec	t Vthd	1 Mhz Sine Wave	1.15		20.0	Vp-р
No Detec	t Vthnd	(Measured at Point "Ao" in Figure 6)			0.28	Vp-p
Theshold Voltage - Transformer-coupled Detec	t Vthd	1 MHz Sine Wave	0.86		14.0	Vp-p
_ No Detec	t VTHND	(Measured at Point "A r " in Figure 7)			0.20	Vp-р

DC ELECTRICAL CHARACTERISTICS (cont.)

VDD = 3.3 V, GND = 0V, TA = Operating Temperature Range (unless otherwise specified)


	PARAMETER	SYMBOL	CONDITION	MIN	TYP	MAX	UNITS
TRANSMITTER	(Measured at Point "Ao" in Fi	gure 6 unless	otherwise specified)				
Output Voltage	Direct coupled	Vout	35 ohm load	6.0		9.0	Vp-p
Transformer coupled		Vout	70 ohm load (Measured at Point "Ατ" in Figure 7)	18.0		27.0	Vp-p
Output Noise		Von	Differential, inhibited			10.0	mVp-p
Output Dynamic Offset Voltage Direct coupled		Vdyn	35 ohm load	-90		90	mV
	Transformer coupled	Vdyn	70 ohm load (Measured at Point "Ατ" in Figure 7)	-250		250	mV
Output Resistance	9	Rout	Differential, not transmitting	10			Kohm
Output Capacitand	ce	Соит	1 MHz sine wave			15	pF


AC ELECTRICAL CHARACTERISTICS

VDD = 3.3 V, GND = 0V, TA = Operating Temperature Range (unless otherwise specified)

PARAMET	ER	SYMBOL	TEST CONDITIONS	MIN	ТҮР	MAX	UNITS	
TRANSMITTER (Measured at Point "AD" in Figure 6)								
Rise time		tr	35 ohm load	100		300	ns	
Fall Time		tf	35 ohm load	100		300	ns	
Inhibit Delay		tDI-H	Inhibited output			100	ns	
		tDI-L	Active output			150	ns	

PARAMETER	SYMBOL	MIN	ТҮР	MAX	UNITS
DATA BUS TIMING - WRITE (See Figure 4)					
Strobe STR Pulse Width	tstr	50			ns
Address Write Setup Time	taws	0			ns
Address Write Hold Time, only writes to reg. address X010, Reset Transmit FIFO	tawн	100			ns
Address Write Hold Time, all other register write operations	tawн	30			ns
Data Write Setup Time	tows	30			ns
Data Write Hold Time	tdwн	30			ns
CS Write Setup Time	tcsws	50			ns
CS Write Hold Time	tcswн	30			ns
R/W Write Setup Time	trwws	0			ns
R/W Write Hold Time	trwwн	30			ns
DATA BUS TIMING - READ (See Figure 5)		·			
Strobe STR Pulse Width	tstr	80			ns
Address Read Setup Time	tars	0			ns
Address Read Hold Time	tarh	30			ns
Data Read Setup Time	tDRS			120	ns
Data Read Hold Time	t DRH		60		ns
CS Read Setup Time	tCSRS	0			ns
CS Read Hold Time	tcsrh	30			ns
R/W Read Setup Time	trwrs	0			ns
R/₩ Read Hold Time	trwrh	30			ns





HEAT SINKING THE LEADLESS PLASTIC CHIP CARRIER PACKAGE

The HI-6110PCI/T/M is packaged in a 64-pin plastic chipscale package (QFN). This package has a metal heat sink pad on its bottom surface which is electrically connected to the die. The heat sink may be connected to VDD or left floating.

For optimum thermal dissipation the heat sink should be soldered to a metalized pad on the printed circuit board. Redundant "vias" between the exposed board surface and a buried VDD power plane will enhance thermal conductivity.

DO NOT connect the heat sink pad to GND.

APPLICATIONS NOTE

Holt Applications Note AN-500 provides circuit design notes regarding the use of Holt MIL-STD-1553 data communications devices. Layout considerations, as well as recommended interface and protection components are included.


HI-6110

THERMAL CHARACTERISTICS

PART NUMBER	PACKAGE STYLE	CONDITION	0	JUNCTIO	ON TEMPE	RATURE
FART NUMBER	FACKAGE STILE	CONDITION	θ_{JA}	T _A = 25°C	T _A = 85°C	T _A = 125°C
HI-6110PQI / T	52 pin PQFP	Mounted on circuit board	60.9 °C / W	56°C	116°C	156°C
	64 pin QFN	Heat sink pad unsoldered	31.1 °C / W	41°C	101°C	141°C
HI-6110PCI / T		Heat sink pad soldered	22.8 °C / W	37°C	97°C	137°C

Data taken at VDD = 3.3V, continuous data transmission at 1 Mbit/s, single transmitter enabled.

PIN CONFIGURATION (Top View)



64 Pin Leadless Plastic Chip Carrier (QFN)

See page 1 for 52-pin PQFP Pin Configuration

ORDERING INFORMATION

PART NUMBER	PACKAGE DESCRIPTION						
Blank	Tin / Lead (Sn / Pb)) Solder					
F	100% Matte Tin (Pt	o-free RoHS	compliant)				
PART NUMBER	TEMPERATURE RANGE	FLOW	BURN IN				
I	-40°C TO +85°C		No				
Т	-55°C TO +125°C	Т	No				
М	-55°C TO +125°C	М	Yes				
PART NUMBER	PACKAGE DESCRIPTION						
PC	64 PIN PLASTIC 9	64 PIN PLASTIC 9 x 9mm CHIP SCALE QFN (64PCS) not available with "M" flow					
PQ	52 PIN PLASTIC Q	UAD FLAT P	ACK PQFP	(52PQS)			

REVISION HISTORY

Revision	Date	Page	Description of Change
DS-6110, Rev. L	05/01/08	1	Date was "February 2008", is "May 2008". Footer was "Rev. K", is "Rev. L".
		7	Error Register bit 4 was "Gap Error", is "Not used. This bit is set to "0"."
		13	"Transmit Data FIFO" and "Reset Transmit data FIFO" text description was revised for clarity. Added "FIFO is cleared at assertion of VALMESS or ERROR outputs,". Added "See Electrical Characteristics" for special timing requirements when writing to register address X010 to reset the FIFO."
		24	"Status Word 1 Register" Last sentence in text was "For non-broadcast RT-RT commands, sent by the receiving remote terminal." This now reads, "For RT to RT messages, sent by the transmitting Remote Terminal."
		24	"Status Word 2 Register" Last sentence in text was " sent by the transmitting remote terminal." This now reads, " sent by the receiving Remote Terminal."
		26	"Bus Monitor Operation (MT Mode)" Added last two paragraphs describing handling of same-bus superseding commands following RT-RT commands.
		32	Table "DATA BUS TIMING - WRITE". Added new line for Address Write Hold Time t_{AWH} = 100 ns minimum for writes to register address X010 only.
		36	Added "REVISION HISTORY" table.



