256K x 16 Bit CMOS Video RAM

FEATURES

- Dual port Architecture 256K x 16 bits RAM port 512 x 16 bits SAM port
- Performance range:

Parameter	Speed	-6	-7	-8
RAM access	time (trac)	60ns	70ns	80ns
RAM access	time (tcac)	15ns	20ns	20ns
RAM cycle tir	me (tRC)	110ns	130ns	150ns
RAM page cy	rcle (tHPC)	24ns	28ns	33ns
SAM access	time (tsca)	15ns	17ns	20ns
SAM cycle tir	ne (tscc)	18ns	20ns	25ns
RAM active	KM4216C256	120mA	110mA	100mA
current	urrent KM4216V256		100mA	90mA
SAM active	KM4216C256	50mA	45mA	40mA
current	KM4216V256	40mA	35mA	30mA

- Fast Page Mode with Extended data out
- RAM Read, Write, Read-Modify-Write
- Serial Read (SR)
- Read / Real time read transfer (RT, RRT)
- Split Read Transfer with Stop Operation (SRT)
- Byte / Word Write Operation
- 8 Column Block Write (BW) and Write-per-Bit with Masking Operation (New and Old Mask)
- CAS-before-RAS, RAS-only and Hidden Refresh
- Common Data I/O Using three state RAM Output Control
- All Inputs and Outputs TTL Compatible
- Refresh : 512 Cycle/8ms
- $_{\mbox{\tiny lo}}$ Single +5V \pm 10% Supply Voltage (KM4216C256)
- $_{\mbox{\tiny II}}$ Single +3.3 $\pm\,10\%$ Supply Voltage (KM4216V256)
- Plastic 64-Pin 525mil SSOP (0.8mm pin pitch)

GENERAL DESCRIPTION

The Samsung KM4216C/V256 is a CMOS 256K x 16 bit Dual Port DRAM. It consists of a 256K x 16 dynamic random access memory (RAM) port and 512 x 16 static serial access memory (SRAM) port. The RAM and SRAM port operate asynchronously except during data transfer between the ports.

The RAM array consists of 512 bit rows of 8192 bits. It operates like a conventional 256K x 16 CMOS DRAM. The RAM port has a write per bit mask capability. Data may be written with New and Old Mask. The RAM port has a Fast Page mode access with Extended Data out, Byte/Word write operation and Block Write capabilities.


The SAM port consists of sixteen 512 bit high speed shift registers that are connected to the RAM array through a 8192 bit data transfer gate. The SAM port has serial read capability.

Data may be internally transferred from the RAM to SAM port using read, and programmable (Stop Register) Split Transfers. Refresh is accomplished by familiar DRAM refresh modes. The KM4216C/V256 supports RAS-only, Hidden, and CAS-before-RAS refresh for the RAM port. The SAM port does not require refresh.

All inputs and I/O's are TTL level compatible. All address lines and data inputs are latched on chip to simplify system design. The outputs are unlatched to allow greater system flexibility.

PIN CONFIGURATION (TOP VIEWS)


64-Pin 525 mil SSOP



PIN DESCRIPTION

SYMBOL	TYPE	DESCRIPTION
RAS	IN	Row address strobe. RAS is used to clock in the 9 row bits for another input signal. The RAM port is placed in standby mode when the RAS control is held "high"
CAS	IN	Column address strobe. CAS is used to clock in the 9 column address bits as a strobe for the DSF inputs.
Address	IN	Address inputs for the DRAM operation, these inputs are multiplexed and clocked by RAS and CAS to select one 16-bit word out of the 262,144 available. 9 row address bits are latched on the falling edge of the row address strobe (RAS) and the following 9 column address bits are latched on the falling edge of the column address strobe (CAS).
WBL/WEL WBU/WEU (Lower, Upper)	IN	The WBX/WEX input is a multi-function pin. When WBX/WEX is "High" at the falling edge of RAS, during RAM port operation, it is used to write data into the memory array in the same as a standard DRAM. When WBX/WEX is "Low" at the falling edge of RAS, during RAM port operation, the W-P-B function is enabled.
DT/OE	IN	The DT/OE input is also a multi-function pin. Enables an internal Transfer operation at the falling edge of RAS when Transfer enable.
DSF	IN	DSF is used to indicate which special functions (BW, FW, Split Transfer, etc.) are used for a particular access cycle.
W i/DQi	IN/OUT	Data I/O for DRAM access. These pins act as inputs for Mask and register load cycles, DQ Mask and Column Mask for BW.
SC	IN	Clock input to the serial address counter and data latch for the SAM register.
SQi	OUT	Serial output pin for serial read.(Serial write is not supported)
QSF	OUT	QSF indicates which half of the SAM is being accessed. Low if address is 0~255, High if address is 256~511.
SE	IN	In a serial read cycle, SE is used as an output control. When SE is "High", serial access is disabled, however, the serial address pointer is still incremented while SC is clocked.
Vcc	SUPPLY	Power supply (+5.0V & +3.3V)
Vss	SUPPLY	Ground

FUNCTIONAL BLOCK DIAGRAM



FUNCTION TRUTH TABLE

Mnemonic		RAS	<u>5</u> −∖		CAS	Add	ress	DC	i Input	Reg	ister	Function
Code	CAS	DT/OE	WE	DSF	DSF	RAS	CAS	RAS	CAS/WE	Mask	Color	Function
CBRS (Note 1,3)	0	х	0	1	-	Stop (Note4)	-	х	-	-	-	CBR Refresh/Stop (No reset)
CBRN (Note 1)	0	х	1	1	-	X	-	х	-	-	-	CBR Refresh (No reset)
CBRR (Note 1)	0	х	х	0	-	х	-	х	-	-	-	CBR Refresh (Option reset)
ROR	1	1	х	0	-	Row	-	Х	-	-	-	RAS - only Refresh
RT	1	0	1	0	Х	Row	Тар	Х	Х	-		Read Transfer
SRT	1	0	1	1	Х	Row	Тар	Х	х	-	-	Split Read Transfer
RWM	1	1	0	0	0	Row	Col.	WMi	Data	Use	-	Masked Write (New / Old Mask)
BWM	1	1	0	0	1	Row	Col.	WMi	Column Mask	Use	Use	Masked Block Write (New / Old Mask)
RW	1	1	1	0	0 (Note6)	Row	Col.	х	Data	-	-	Read or Write
BW	1	1	1	0	1	Row	Col.	x	Column Mask	-	Use	Block Write
LMR (Note 2)	1	1	1	1	0	Row (Note7)	х	х	WMi	WMi Load - (Note5)		Load(Old) Mask Register set Cycle
LCR	1	1	1	1	1	Row (Note7)	х	х	Color	-	Load	Load Color Register set Cycle

X: Don't Care, -: Not Applicable, Tap: SAM Start (Column) Address, WMi: Write Mask Data (i=0 ~15) RAS only refresh does not reset Stop or LMR functions.

Notes:

- (1) CBRS, CBRN and CBRR all perform CAS-before-RAS refresh cycles. CBRR is used to reset all options and either CBRS or CBRN is used to continue to refresh the RAM without clearing any of the options.
- (2) After LMR cycle, RWM and BWM use old mask. (Use CBRR reset to new mask, use CBRS or CBRN to perform CAS-before-RAS refresh while using Old mask)
- (3) After CBRS cycle, SRT use Stop Register as a boundary address.
- (4) Stop defines the column on which shift out moves to the other half of the SAM.
- (5) After LMR, Mask Register is only changed by the another LMR or CBRR cycle.
- (6) In the case of read cycle, DSF is don't care
- (7) The Row that is addressed will be refreshed, but a Row address is not required.



ABSOLUTE MAXIMUM RATINGS*

Item	Symbol	Ra	Unit	
Helli	Symbol	KM4216C256	KM4216V256	Offic
Voltage on Any Pin Relative to Vss	VIN, VOUT	-1 to + 7.0	-0.5 to Vcc + 0.5	V
Voltage on Supply Relative to Vss	Vcc	-1 to + 7.0	-0.5 to + 4.6	V
Storage Temperature	Tstg	-55 to +150	-55 to +150	°C
Power dissipation	PD	1	0.6	w
Short circuit output current	los	50	50	mA

Permanent device damage may occur if "ABSOLUTE MAXIMUM RATINGS" are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

RECOMMENDED OPERATING CONDITIONS (Voltage Reference to Vss, TA = 0 to 70°C)

Item	Symbol		KM4216C256			Unit		
Itelli	Symbol	Min	Тур	Max	Min	Тур	Max	Offic
Supply Voltage	Vcc	4.5	5.0	5.5	3.0	3.3	3.6	V
Ground	Vss	0	0	0	0	0	0	V
Input High Voltage	ViH	2.4	-	Vcc+1V	2.0		Vcc+0.3	٧
Input Low Voltage	VIL	- 1.0	-	0.8	- 0.3		0.8	V

INPUT/OUTPUT CURRENT (Recommended operating conditions unless otherwise noted.)

Item	Symbol	Min	Max	Unit
Input Leakage Current { Any Input $0 \le VIN \le VCC + 0.5V (0.3)*1, all other pins not under test = 0 volts.}$	lıL	-10	10	uA
Output Leakage Current (Data out is disabled, 0V ≤ Vouт ≤ Vcc)	loL	-10	10	uA
Output High Voltage Level (RAM IOH=-2mA, SAM IOH=-2mA)	Vон	2.4	-	V
Output Low Voltage Level (RAM IOL= 2mA, SAM IOL= 2mA)	Vol	-	0.4	V

Note) *1 : KM4216V256

CAPACITANCE (Vcc = 5V, f=1MHz, Ta=25 °C)

Item	Symbol	Min	Max	Unit
Input Capacitance (Ao ~ As)	CIN1	2	6	pF
Input Capacitance (RAS, CAS, WB/WE, DT/OE, SE, SC, DSF)	CIN2	2	7	pF
Input/Output Capacitance (Wo/DQ0 ~ W15/DQ15)	CDQ	2	7	pF
Output Capacitance (SQ0~SQ15, QSF)	Csq	2	7	pF



DC AND OPERATING CHARACTERISTICS

(Recommended operating conditions unless otherwise noted)

Paramatan (PAM Pant)	CAM	Combal	KI	M4216C2	56	KI	Unit		
Parameter (RAM Port)	SAM port	Symbol	-6	-7	-8	-6	-7	-8	Unit
Operating Current*1	Standby *2	ICC1	120	110	100	110	100	90	mA
(RAS and CAS Cycling @ trc=min)	Active	ICC1 A	160	145	130	140	125	110	mA
Standby Current	Standby *2	ICC2	10	10	10	10	10	10	mA
$(\overline{RAS}, \overline{CAS}, \overline{DT}/\overline{OE}, \overline{WB}/\overline{WE} = VIH, DSF=VIL)$	Active	ICC2 A	50	45	40	40	35	30	mA
RAS Only Refresh Current *1	Standby *2	Іссз	120	110	100	110	100	90	mA
(CAS = VIH, RAS Cycling @ tRC=min)	Active	Іссз А	160	145	130	140	125	110	mA
Extended Fast Page Mode Current *1	Standby *2	ICC4	120	110	100	110	100	90	mA
(RAS = VIL, CAS Cycling @ tPC=min)	Active	ICC4 A	160	145	130	140	125	110	mA
CAS- Before-RAS Refresh Current *1	Standby *2	ICC5	120	110	100	110	100	90	mA
(RAS and CAS Cycling @ trc=min)	Active	ICC5 A	160	145	130	140	125	110	mA
Data Transfer Current *1	Standby *2	ICC6	140	130	120	130	120	110	mA
(RAS and CAS Cycling @ trc=min)	Active	ICC6 A	180	165	150	160	145	130	mA
Block Write Cycle Current *1	Standby *2	ICC7	120	110	100	110	100	90	mA
(RAS and CAS Cycling @ tRC=min)	Active	ICC7 A	160	145	130	140	125	110	mA
Color Register Load Current *1	Standby *2	ICC8	110	90	80	90	80	70	mA
(RAS and CAS Cycling @ trc=min)	Active	ICC8 A	140	125	110	120	105	90	mA

Note *1. Real values dependent on output loading and cycle rates. Specified values are obtained with the output open. Icc is specified as average current.

In ICC1, ICC3, ICC6, ICC7, ICC8, address transition should be changed only once while $\overline{RAS} = VIL$

In ICC4, Address transition should be changed only once while $\overline{CAS} = VIH$

*2. SAM standby condition : $\overline{SE} \ge V_{IH}$, $SC \le V_{IL}$ or $\ge V_{IH}$

AC CHARACTERISTICS (0°C ≤ TA ≤ 70°C, KM4216C256 : Vcc=5.0V±10%, KM4216V256 : 3.3V±10%)

Panaga at a	Current -1	-6		-	7	-	8	ll-is	Mater
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Unit	Notes
Random read or write cycle time	trc	104		124		144		ns	
Read-modify-write cycle time	trwc	140		170		190		ns	
Hyper page mode cycle time	tHPC	25		30		35		ns	15
		30		35		40		ns	16
Hyper page read-modify-write cycle time	thprwc	70		74		79		ns	15
		76		81		91		ns	16
Access time from RAS	trac		60		70		80	ns	3,5,11
Access time from CAS	tcac		15		20		20	ns	3,5,6
Access time from column address	taa		30		35		40	ns	3,11
Access time from CAS Precharge	tcpa		35		40		45	ns	3
CAS to output in Low-Z	tcLZ	3		3		3		ns	3
Output buffer turn-off delay	toff	3	15	3	15	3	15	ns	7
Transition time (rise and fall)	tτ	2	50	2	50	2	50	ns	2
RAS precharge time	trp	40		50		60		ns	
RAS pulse width	tras	60	10K	70	10K	80	10K	ns	
RAS pulse width (Hyper page cycle)	trasp	60	100K	70	100K	80	100K	ns	
RAS hold time	trsh	15		20		20		ns	
CAS hold time	tcsн	45		55		65		ns	
CAS pulse width	tcas	10	10K	10	10K	12	10K	ns	15
		15	1	15		20		ns	16
RAS to CAS delay time	trcd	15	45	15	50	15	60	ns	5
RAS to column addr. delay time	trad	12	30	12	35	12	40	ns	11
CAS to RAS precharge time	tcrp	5		5		5		ns	
CAS precharge time (CBR Counter test cycle)	tcpt	20		25		30		ns	
CAS precharge time (Hyper page cycle)	tcp	10		10		10		ns	
Output hold time from CAS	tDOH	3		3		3		ns	
Row addr. set-up time	tasr	0		0		0		ns	
Row addr. hold time	trah	10		10		10		ns	
Column addr. set-up time	tasc	0		0		0		ns	
Column addr. hold time	tcah	10		12		15		ns	
Column addr. to RAS lead time	tral	30		35		40		ns	
Read command set-up time	trcs	0		0		0		ns	
Read command hold referenced to CAS	trch	0		0		0		ns	9
Read command hold referenced to RAS	trrh	0		0		0		ns	9
Output buffer turn off delay from WB/WE	twez	3	15	3	15	3	15	ns	7
Write command pulse width	twpz	10		10		10		ns	7
Write command hold time	twch	10		10		15		ns	
Write command pulse width	twp	10		10		15		ns	
Write command to RAS lead time	trwL	15		15		20		ns	



AC CHARACTERISTICS (Continued)

Parameter	Symbol	-	6	-7		-8		Unit	Notes
Falamete	Syllibol	Min	Max	Min	Max	Min	Max	Offic	Holes
Write command to CAS lead time	tcwL	15		15		20		ns	
Data set-up time	tos	0		0		0		ns	10
Data hold time	tон	10		12		15		ns	10
Write command set-up time	twcs	0		0		0		ns	8
CAS to WE delay	tcwD	35		40		40		ns	8
RAS to WE delay	trwd	80		90		100		ns	8
Column addr. to WE delay time	tawd	50		55		60		ns	8
CAS set-up time (CBR refresh)	tcsr	5		5		5		ns	
CAS hold time (CBR refresh)	tchr	10		10		10		ns	
RAS precharge to CAS hold time	trpc	5		5		5		ns	
Access time from output enable	toea		15		20		20	ns	
Output enable to data input delay	toed	15		15		15		ns	
Output buffer turn-off delay from OE	toez	3	15	3	15	3	15	ns	7
Output enable command hold time	toen	15		15		15		ns	
Data to CAS delay	tozc	0		0		0		ns	
Data to output enable delay	tozo	0		0		0		ns	
Refresh period (512 cycle)	tref		8		8		8	ms	
WB set-up time	twsr	0		0		0		ns	
WB hold time	trwh	10		10		15		ns	
DSF set-up time referenced to RAS	trsn	0		0		0		ns	
DSF hold time referenced to RAS	trfh	10		10		15		ns	
DSF set-up time referenced to CAS	trsc	0		0		0		ns	
DSF hold time referenced to CAS	tcfH	10		15		15		ns	
Write per bit mask data set-up time	tms	0		0		0		ns	
Write per bit mask data hold time	tмн	10		10		15		ns	
DT high set-up time	trus	0		0		0		ns	
DT high hold time	tтнн	10		10		15		ns	
DT low set-up time	trus	0		0		0		ns	
DT low hold time	trun	10		10		15		ns	
DT low hold referenced to RAS (RRT)	trth	50		60		65		ns	
DT low hold referenced to CAS (RRT)	tстн	15		20		25		ns	
DT low hold refer. to column address (RRT)	tath	20		25		30		ns	
DT precharge time	tтР	20		20		20		ns	
RAS to first SC delay (Read Transfer)	trsp	60		70		80		ns	
CAS to first SC delay (Read Transfer)	tcsp	25		30		35		ns	
Col. Addr. to first SC delay (Read Transfer)	tasd	30		35		40		ns	
Last SC to DT lead time	trsL	5		5		5		ns	

AC CHARACTERISTICS (Continued)

Parameter	Symbol	-6		-7		-8		Unit	Notes
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Unit	Notes
DT to first SC delay time (Read Transfer)	trsp	10		10		15		ns	
Last SC to RAS set-up time	tsrs	20		20		20		ns	
SC cycle time	tscc	18		20		25		ns	14
SC pulse width (SC high time)	tsc	5		7		7		ns	
SC precharge (SC low time)	tscp	5		7		7		ns	
Access time from SC	tsca		15		17		20	ns	4
Serial output hold time from SC	tsон	3		5		5		ns	
Access time from SE	tsea		15		17		20	ns	4
SE pulse width	tsE	20		20		25		ns	
SE precharge time	tsep	20		20		25		ns	
Serial output turn-off from SE	tsez	0	15	0	15	0	15	ns	7
Split transfer set-up time	tsts	20		25		25		ns	
Split transfer hold time	tsтн	20		25		25		ns	
SC-QSF delay time	tsQD		20		25		25	ns	
DT-QSF delay time	trad		20		25		25	ns	
RAS-QSF delay time	trod		70		75		80	ns	
CAS-QSF delay time	tcqp		35		35		40	ns	
DT to RAS precharge time	trrp	40		50		60		ns	
DT high pulse width	toep	5		5		5		ns	
DT high hold time from CAS high	toehc	5		5		5		ns	
OE to high set-up time	tосн	5		5		5		ns	

NOTES


- An initial pause of 200US is required after power-up followed by any 8 RAS, 8 SC cycles before proper device operation is achieved. (DT/OE = High) If the internal refresh counter is used a minimum of 8 CAS-before-RAS initialization cycles are required instead of 8 RAS cycles.
- 2. VIH (min) and VIL (max) are reference levels for measuring timing of input signals. Transition times are measured between VIH (min) and VIL (max), and are assumed to be 2ns for all input signals.
 - Input signal transition from 0V to 3V for AC timing.
- RAM port outputs are measured with a load equivalent to 1 TTL load and 50pF.
 - DOUT comparator level: VOH/VOL = 2.0V / 0.8V.
- SAM port outputs are measured with a load equivalent to 1 TTL load and 30pF.
 - DOUT comparator level: VOH/VOL = 2.0V / 0.8V.
- 5. Operation within the tRCD (max) limit insures that tRAC (max) can be met. The tRCD (max) is specified as a reference point only: If tRCD is greater than the specified tRCD (max) limit, then access time is controlled exclusively by tCAC.
- 6. Assumes that tRCD ≥ tRCD (max).
- This parameters define the time at which the output achieves the open circuit condition and are not referenced to VOH or VOL.
- 8. twcs, trwb, tcwb, tcpwb and tawb are nonrestrictive operating parameters. They are included in the data sheet as electrical characteristics only. If twcs ≥ twcs (min) the cycle is an early write cycle and the data out pin will remain high impedance for the duration of the cycle. If tcwb ≥ tcwb (min), trwb ≥ trwb(min), tcpwb ≥ tcpwb(min), and tawb ≥ tawb (min), then the cycle is a read-write cycle and the data output will contain the data read from the selected address. If neither of the above conditions are satisfied, the condition of the data out is indeterminate.
- 9. Either tRCH or tRRH must be satisfied for a read cycle.
- These parameters are referenced to the CAS leading edge in early write cycles and to the WE leading edge in read-write cycles.

- 11. Operation within the tRAD (max) limit insured that tRAC (max) can be met. tRAD (max) is specified as a reference point only. If tRAD is greater than the specified tRAD (max) limit, then access time is controlled by tAA.
- 12. Power must be applied to the RAS and DT/OE input signal to pull them high before or at the same time as the Vcc supply is turned on.

After power-up, initial status of chip is described below.

Pin or Register	Status
QSF	Hi-Z
Color Register	Don't Care
Write Mask Register	Don't Care
Tap Pointer	Invalid
Stop Register	Default Case
Wi/DQi	Hi-Z
SAM Port	Hi-Z
SQi	Hi-Z

13. Recommended operating input condition :



Input pulse levels are from 0.0V to 3.0Volts.

All timing measurements are referenced from VIL (max) and VIH (min) with transition time = 2ns

- 14. Assume tT = 3ns.
- 15. tASC ≥ tcP(min), at Normal sycle, Assum tT=2.0ns
- 16. tasc < tcp (min), Normal cycle or any condition at Block write cycle, Assume tT=2ns



DEVICE OPERATIONS

The KM4216C/V256 contains 4,194,304 memory locations. Eighteen address bits are required to address a particular 16 bit word in the memory array. Since the KM4216C/V256 has only 9 address input pins, time multiplexed addressing is used to input 9 row and 9 column addresses. The multiplexing is controlled by the timing relationship between the row address strobe (RAS), the column address strobe (CAS) and the valid row and column address inputs.

Operation of the K $\underline{\text{M4216C}/\text{V256}}$ begins by strobing in a valid row address with $\overline{\text{RAS}}$ while $\overline{\text{CAS}}$ remains high. Then the address on the 9 address input pins are changed from a row address to a column address, and are strobed by $\overline{\text{CAS}}$.

This is the beginning of any KM4216C/V256 cycle in which a memory location is accessed. The specific type of cycle is determined by the state of the write enable pin and various timing relationship. The cycle is terminated when both RAS and CAS have returned to the high state. Another cycle can be initiated after RAS remains high long enough to satisfy the RAS precharge time(tRP) requirement.

RAS and CAS Timing

The minimum RAS and CAS pulse widths are specified by tRAS(min) and tcAS(min) respectively. These minimum pulse widths must be satisfied for proper device operation and data integrity. Once a cycle is initiated by bringing RAS low, it must not be aborted prior to satisfying the minimum RAS and CAS pulse widths. In addition, a new cycle must not begin until the minimum RAS precharge time, tRP, has been satisfied. Once a cycle begins, internal clocks and other circuits within the KM4216C/V256 begin a complex sequence of events. If the sequence is broken by violating minimum timing requirement, loss of data integrity can occur.

RAM Read

A RAM read cycle is achieved by maintaining WBX/WEX high during a RAS / CAS cycle. The access time is normally specified with respect to the falling edge of RAS. But the access time also depends on the falling edge of CAS and on the valid column address transition.

If $\overline{\text{CAS}}$ goes low before tRCD(max) and if the column address is valid before tRAD (max) then the access time to valid data is specified by tRAC. However, If $\overline{\text{CAS}}$ goes low after tRCD(max) or the column address becomes valid after tRAD(max), access is specified by tCAC or tAA.

The KM4216C/V256 has common data I/O pins. The DT/OE has been provided so the output buffer can be precisely controlled. For data to appear at the outputs, DT/OE must be low for the period of time defined by tOEA.

Extended Data Out

In the conventional RAM Read cycle, <u>Dout</u> buffer is designed to make turn-off by the rising edge of <u>CAS</u>, the KM4216C/V256 offers an accelerated Fast Page Mode cycle by eliminating output disable from <u>CAS</u> high. This is called "Extended <u>Data Output</u> (or <u>Hyper Page</u>) mode". Data outputs are disabled at <u>WB/WE</u> = Low, <u>DT/OE</u> = High and toff time after <u>RAS</u> and <u>CAS</u> are high the toff time is referenced from rising edge of <u>RAS</u> or <u>CAS</u>, whichever occurs <u>later</u> (see Figure 1). What the output buffer is disabling during <u>DT/OE</u> = high is to use bank selection in the frame buffer memory using common I/O line, Read, Write and Read-modify-write cycles are available during the extended data out mode.




Figure 1. Extended Data Output Example



Byte Write Operation

The KM4216C/V256 has 2 Write control pin, WBL/WEL and WBU/WEU, and offers asynchronous write operation with lower byte (Wo/DQo ~ W7/DQ7) and upper byte (W8/DQ8 ~ W15/DQ15). This is called Byte Write operation. This operation can be performed in any RAM Write, Block Write, Load Mask Register, and Load Color Register.

New Masked Write Per Bit

The New Masked Write per Bit cycle is achieved by maintaining CAS high and WB/WE and DSF low at the falling edge of RAS. The mask data on the Wo/DQ0 \sim W15/DQ15 pins are latched into the write mask register at the falling edge of RAS. When the mask data is low, writing is inhibited into the RAM and the mask data is high, data is written into the RAM. The mask data is valid for only one cycle. Mask Data must be provided in every write cycle that a masking operation is desired.

The Early Write cycle is achieved by WBX/WEX low before CAS falling and the Late Write cycle is achieved by WB/WE low after CAS falling. During the Early or Late Write cycle, input data through Wo/DQo ~ W15/DQ15 must keep the set-up and hold time at the falling edge of CAS or WB/WE.

If WBL/WEL and WBU/WEU is high at the falling edge of RAS, no masking operation is performed (see Figure 2,3).

And if WBL/WEL is high during CAS low, write operation of lower byte does not perform and if WBU/WEU is high, also write operation of upper byte does not execute.

Load Mask Register (LMR)

The Load Mask Register operation loads the data present on the Wi/DQi pins into the Mask Data Register at the falling edge of CAS or WB/WE. The LMR cycle is performed if DSF high,

WB/WE high at the RAS falling edge and DSF low at the CAS falling edge. If an LMR is done, the KM4216C/V256 are set to Old masked write mode.

Old Masked Write Per Bit

This mode is enabled through the Load Mask Register (LMR) cycle. If an LMR is done, all Masked Write are Old masked Write Per Bit and the I/O mask data will be provided by the Mask Data Register (see Figure 4).

The mask data is applied in the same manner as in New Masked Write Per Bit mode. Mask Data Register's content is changed by the another LMR, To reset the device back to the New Masked Write Mode, CBRR(CBR Refresh with option reset) cycle must be performed. After power-up, the KM4216C/V256 initializes in the New Masked Write Mode.




Figure 2. Byte Write and New Masked Write Cycle Example1. (Early Write & Late Write)






Figure 3. Byte Write and New Masked Write Cycle Example2.

Fast Page Mode

The KM4216C/V256 has Fast Page Mode capability provides high speed read, write or read-modify-write access to all memory locations within a selected row. In this cycle, read, write, read-modify-write, and block write cycles can be mixed in any order.

In one RAS cycle, 512 word memory cells of the same row address can be accessed. While RAS is held low to maintain the row address, CAS is cycled to strobe in additional column addresses. This eliminates the time required to set up and strobe sequential row addresses for the same page.

Load Color Register (LCR)

A Load Color Register cycle is performed by keeping DSF high on the both the falling edges of \overline{RAS} and \overline{CAS} . Color data is loaded on the falling edge of \overline{CAS} (early write) or \overline{WE} (late write) via the Wo/DQo ~ W7/DQ7 (lower byte), W8/DQ8 ~ W15/DQ15 (upper byte) pins. This data is used in Block Write cycles and remains unchanged until the next Load Color Register cycle.






Figure 4. New Masked Write Cycle and Old Masked Write Cycle Example

Block Write

In a Block Write cycle 8 adjacent column locations can be written simultaneously with the same data, resulting in fast screen fills of the same color.

First, the internal 16 bit Color Register must be loaded with the data to be written by performing a Load Color Register(LCR) cycle.

When a Block write cycle is performed, each bit of the Color

Register is written into 8 adjacent locations of the same row of each corresponding bit plane(16). This results in a total of 128bits being written in a single Block Write cycle compared to 16-bits in a normal Write cycle.

The Block Write cycle is performed if DSF is low at the falling edge of the \overline{RAS} and high at the falling edge of \overline{CAS} .




Figure 5. Block Write Scheme



Address Lines: The row address is latched on the falling edge of RAS. Since 8 columns are being written at a time, the minimum increment required for the column address is eight.

Therefore, when the column address is latched at the falling edge of CAS, the 3 LSBs, $A_0 \sim A_2$ are ignored and only bits($A_3 \sim A_8$) are used to define the location of the first bit out of the eight to be written.

Data Lines: On the falling edge of \overline{CAS} , the data on the Wo/DQ0 ~ W15/DQ15 pins provide column mask data. That is, for each of the eight bits in all 16-bit planes, writing of Color Register contents can be inhibited. For example, If Wo/DQ0 = 1 and W1/DQ1 = 0, then the Color Register contents will be written into the first bit out of the 8, but the second remains unchanged.

Fig. 5 shows the correspondence of each data line to the column mask bits.

A masked Block Write cycle identical to a New/Old Masked Write-per-bit cycle except that each of the 16-bit planes being masked is operating on 8 column locations instead of one.

To perform a Masked Block Write cycle, both DSF and WB/WE must be low at the falling edge of RAS. DSF must be high at the falling edge of CAS. In new mask mode, Mask data is latched into the device via the Wo/DQo ~ W15/DQ15 pins at the falling edge of RAS and needs to be re-entered for every new RAS cycle. And WB/WE must be low, DSF must be high on the falling edge of CAS. In Old Mask Mode, I/O mask data will be provided by the Mask Data Register.




Figure 6. Block Write Example and Timing



Data Output

The KM4216C/V256 has three state output buffer controlled by DT/OE and CAS/RAS. If DT/OE is high when CAS and RAS low, the output state is high impedance (High-z). In any cycle, the output goes low impedance state after tclz of the first CAS falling edge. Invalid data may be present at the output during the time after tclz and the valid data appears at the output. The timing parameter trac, tcac and taa specify when the valid data will be present at the output.

Refresh

The data in the KM4216C/V256 is stored on a tiny capacitor within each memory cell. Due to leakage the data may leak off after a period of time. To maintain data integrity it is necessary to refresh each of the 512 rows every 8 ms. Any operation cycle performed in the RAM port refreshes the 8192 bits selected by the row addresses or an on-chip refresh address counter. Either a burst refresh or distributed refresh may be used. There are several ways to accomplish this.

RAS-Only Refresh

This is the most common method for performing refresh. it is performed by strobing in a row address with \overline{RAS} while \overline{CAS} remains high. This cycle must be repeated for each of the 512 row address, (A0 ~ A8).

CAS-Before-RAS Refresh

The KM4216C/V256 has CAS-before-RAS on chip refresh capability that eliminates the need for external refresh address. If CAS is held low for the specified set up time(tcsr) before RAS goes low, the on chip refresh circuitry is enabled.

An internal refresh operation occurs automatically. The refresh address is supplied by the on chip refresh address counter which is then internally incremented in preparation for the next CAS-before-RAS refresh cycle.

The KM4216C/V256 has 3 type CAS-before-RAS refresh operations CBRR, CBRN, CBRS

 $\overline{\text{CBRR}}$ (CBR Refresh with option reset) is set if DSF low at the $\overline{\text{RAS}}$ falling edge. This mode initiates to change from old masked write to new masked write cycle, and reset stop register to default values.

<u>CBRN (CBR refresh without reset)</u> is set if DSF high when WBL/WEL and WBU/WEU is high at the falling edge of RAS and simply does only refresh operation.

CBRS (CBR refresh with stop register set) cycle is set if DSF high when WBL/WEL or WBU/WEU is low and this mode is to set stop register's value.

Hidden Refresh :

A hidden refresh cycle may be performed while <u>maintaining</u> the latest valid <u>data</u> at the output by extending the <u>CAS</u> active time and cycling <u>RAS</u>. The <u>KM4216C/V256</u> hidden refresh cycle is actually a <u>CAS</u>-before-RAS refresh cycle within an extended read cycle.

The refresh row address is provided by the on-chip refresh address counter.

Other Refresh Methods:

It is also possible to refresh the KM4216C/V256 by using read, write or read-modify-write cycles. Whenever a row is accessed, all the cells in that row are automatically refreshed. There are certain applications in which it might be advantageous to perform refresh in this manner but in general RAS-only or CAS-before-RAS refresh is the preferred method.



Table.1 Truth Table for Transfer Operation

* : Don't care

	RA	S Falling Ed	lge		Function	Transfer	Transfer Data Bit	
CAS	DT/OE	WB/WE	DSF	SE	Function	Direction		
Н	L	Н	L	*	Read Transfer	RAM→ SAM	512 x 16	
Н	L	Н	Н	*	Split Read Transfer	RAM → SAM	256 x 16	

Transfer Operation

Transfer operation is initiated when $\overline{\text{DT/OE}}$ is low at the falling edge of RAS. The state of DSF when RAS goes low is used to select between normal transfer and split transfer cycle. Each of the transfer cycle is described in the truth table for transfer operation (Table 1).

Read Transfer (RT)

The Read Transfer operation is set if DT/OE is low, WB/WE is high and DSF low at the falling edge of RAS. The row address bits in the read transfer cycle indicate which sixteen 512bit DRAM row portions are transferred to the sixteen SAM data register portions. The column address bits indicate the start address of the SAM Registers when SAM data read operation is performed. If MSB of column address is low during Read transfer operation, the QSF state will be set low level and this indicates the start address of SAM register is present at lower half of SAM port. (If As is high, QSF will be high and means the start address is in upper half) Read Transfer may be accomplished in two ways. If the transfer is to be synchronized with the SC. DT/OE is taken high after CAS goes low. This is usually called "Real Time Read Transfer". Note that the rising edge of DT/OE must be synchronized with the rising edge of SC(tTSL/tTSD) to retain the continuity of serial read data output. If the transfer does not have to be synchronized with SC, DT/OE may go high before CAS goes low and the actual data transfer will be timed internally.

Split Read Transfer (SRT)

In a graphic system, if data has to be transferred from DRAM to SAM while in the middle of a display line, the only way to do this seamlessly is performed by a Real Time Read Transfer cycle. However, this cycle has many critical timing restriction (between SC, $\overline{\text{DT}/\text{OE}}$, $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$) because the transfer has to occur at the first rising edge of $\overline{\text{DT}/\text{OE}}$

The split read transfer(SRT) cycle eliminates the need for this critical transfer timing, thereby simplifying system design. This is accomplished by dividing the SAM port into 2 halves of 256 bits each. A Split Read Transfer loads only the lower or upper half. While data is being serially read from one half of the SAM Register, new RAM data can be transferred to the other half. Since transfer timing is controlled internally, there is no timing restriction between $\overline{\rm DT/OE}$ and $\overline{\rm RAS}$, $\overline{\rm CAS}$, SC.

A normal Read Transfer cycle must be executed before performing a Split Read Transfer to set the state of QSF. A Split Read Transfer cycle is initiated by keeping DSF and WB/WE high and DT/OE low at the falling edge of RAS.

<u>Address</u>: The row address is latched on the falling edge of \overline{RAS} . The column address defined by (A0 ~ A7) defines the starting address of the SAM port from which data will begin shifting out. Column address pin A8 is a "Don't Care."

The QSF pin indicates which SAM half is shifting out serial data (0 = Lower, 1 = Upper). A Split Read Transfer will load data into the other half. The state of the QSF output changes when the SAM address counter reaches a split SAM boundary (e.g. 255th or 511th bit).

Examples of SRT application are shown in Fig. 7 through Fig.10. The normal usage of Split Read Transfer cycle is described in Fig.7. When Read Transfer is executed, data from X1 row address is fully transferred to the SAM port and serial Read is started from 0 (Tap address).

If SRT is performed while data is being serially read from lower half SAM, data from X2 row address is transferred to upper half SAM. The Tap address of SRT is loaded after the boundary location of lower half SAM (255th SC) is accessed and the QSF state is changed into high level at the rising edge of 255th SC. Note that in this case "256+Y0" Tap address instead of "Y0" is loaded.

The another example of SRT cycle is described in Fig.8.

When Serial Read is performed after executing RT and SRT in succession, the data accessed by first SC is the starting address given by RT Tap address. Serial data access from the starting address given by SRT cycle is performed after the data of RT to lower boundary (255th SC) is completed. Fig. 9 and 10 are the example of abnormal SRT cycle.



If SRT1 and SRT2 are performed in succession before accessing the boundary like Fig. 9, the data transferred by SRT2 overwrites the data transferred by SRT1, so that data followed by SRT2 will be remain in the upper half SAM. The Serial Read after lower boundary 255th SC is started from the starting address given by SRT2 cycle. The Fig. 10 indicates that SRT cycle is not performed until Serial Read is completed to the boundary location 511.

In this case, the internal serial counter is designed to designate "0" address after boundary 511, therefore accessed data from 0 address corresponds to the old data transferred by RT. Note that there is not allowed period of SRT cycle. Since a SRT cycle must be ended before tsth and started after tsts, a split transfer is not allowed during tsth + tsts (see Fig. 11)

A Split Read Transfer does not change the direction of the SAM I/O port.




Figure 7. Split Read Transfer Normal Usage




Figure 8. Split Read Transfer Normal Usage




Figure 9. Split Read Transfer Abnormal Usage (Case 1)






Figure 10. Split Read Transfer Abnormal Usage (Case 2)




Figure 11. Split Transfer Cycle Limitation Period

Programmable Split SAM

In split SAM mode, SAM is divided into the lower half and the upper half, After the last address of each half SAM (255 or 511) is accessed, the access will be changed one half of the SAM to the other half (at the loaded Tap address). This last address is called stop point.

The KM4216C/V256 offers user-programmable Stop Points. The Stop Points and size of the resulting partitions are shown in Table 2. The Stop Point is set by performing CBRS cycle. The CBRS cycle's condition is WBL/WEL or WBU/WEU low, DSF high at the falling edge of RAS in CBR cycle and the Stop Point is determined by row address entering at this time.

The Stop Point will not become valid until a SRT cycle is done. The Stop Point does not effect to SAM in normal RT, RRT cycle. In Figure 12. programmable split SAM operation is shown. if a SRT cycle was done before the partition boundary (383), the access will jump to the TAP address (70) of the next half. Otherwise, the access will continue in the same half until a SRT occurs at the SAM half boundary (255, 511). Note that the Stop Point may be changed at any time by performing another CBRS, and New Stop Point will not be valid until a SRT is performed.

To reset Stop Point, CBRR cycle must be performed. CBRR is a CBR cycle with DSF low at the falling edge of RAS

The CBRR will take effect immediately; it does not require a SRT to become active valid.

Table. 2 Stop Point Setting Address

Stop Register = Store The Address of Serial Access Use on the Split Transfer Cycle Stop Pointer Set → CBRS Cycle								
Number Stop Point Setting Address						ess		
Stop Points /Half	1 artition	A 8	A 7	A 6	A 5	A 4	A 3~ A 0	
1	(1x256)x2	Х	1	1	1	1	Х	
2	(2x128)x2	Х	0	1	1	1	Х	
4	(4x64)x2	Х	0	0	1	1	Х	
8	(8x32)x2	Х	0	0	0	1	Х	
16	(16x16)x2	Х	0	0	0	0	Х	

*Other Case = Inhibit, X =don't care.





Figure 12. Programmable Split SAM Operation




TIMING DIAGRAMS

READ CYCLE



FAST PAGE MODE READ CYCLE (Extended Data Out)



TURTH TABLE FOR WRITE CYCLE (1)

		RAS	7	CAS CAS or WBX/WEX			
FUNCTION	*1 WBX/WEX	*2 DSF	*3 Wi/DQi ₍₄₎ (New Mask)	*4 DSF	*5 Wi/DQi		
Normal Write	1	0	Х	0	Write Data		
Masked Write	0	0	Write Mask	0	Masked Write Data		
Block Write (No I/O Mask)(4)	1	0	Х	1	Column Mask		
Masked Block Write(4)	0	0	Write Mask	1	Column Mask		
Load Mask Data Register(2)	1	1	Х	0	Write Mask Data		
Load Color Register	1	1	X	1	Color Data		

Note:

- 1) Reference truth table to determine the input signal states of *1, *2, *3, *4, and *5 for the write cycle timing diagram, on the following page.
- 2) Old Mask data load
- 3) Function table for Old Mask and New Mask

IF			*1	*3	Note		
		WBL/WEL	WBU/WEU	Wi/DQi			
	YES	0 0 1	0 1 0	X X X	Write using mask register data (Old Mask Data)		
LMR		1	1	Х	Non Masked Write		
Cycle Executed	NO	0 0 1	0 1 0	Write Mask	Write using New Mask Data Wi/DQi=0 Write Disable Wi/DQi=1 Write Enable		
		1	1	Х	Non Masked Write		

X : Don't care


4) Function Table for Block Write Column Mask

Column Address							
A2 A1 A0							
0	0	0					
0	0	1					
0	1	0					
0	1	1					
1	0	0					
1	0	1					
1	1	0					
1	1	1					

*	5	IF			
Lower Byte	Upper Byte	Wi/DQi=0	Wi/DQi=1		
Wo/DQo	W8/DQ8				
W 1/DQ1	W9/DQ9				
W2/DQ2	W10/DQ10		Color Register Data		
W з/DQз	W11/DQ11	No Change the	is Written to the		
W4/DQ4	W 12/DQ12	Internal Data	Corresponding Column		
W 5/DQ5	W 13/DQ13		Address Location		
W6/DQ6	W 14/DQ14				
W 7/DQ7	W 15/DQ15				




EARLY WRITE CYCLE



Note: In Block Write cycle, only Column Address A3 ~ A8 are used.


LATE WRITE CYCLE



Note : In Block Write cycle, only Column Address A3 \sim A8 are used.




READ-WRITE/READ-MODIFY-WRITE CYCLE



Note: In Block Write cycle, only Column Address A3 ~ A8 are used.




FAST PAGE MODE READ/WRITE CYCLE (Extended Data Out)




Note: In Block Write cycle, only Column Address A3 ~ A8 are used.

FAST PAGE MODE EARLY WRITE CYCLE



Note: In Block Write cycle, only Column Address A3 ~ A8 are used.


FAST PAGE MODE READ-MODIFY-WRITE CYCLE




Note : In Block Write cycle, only Column Address A3 \sim A8 are used.




RAS-ONLY REFRESH CYCLE



HIDDEN REFRESH CYCLE



CAS-BEFORE-RAS REFRESH CYCLE




CAS-before-RAS Refresh Cycle Function Table

FUNCTION	CODE	LOGIC STATES			
FUNCTION	CODE	Α	В	С	
CAS-before-RAS Refresh Cycle (Reset All Options)	CBRR	Х	0	Х	
CAS-before-RAS Refresh Cycle (Stop Register Set)	CBRS	0	1	Stop Address	
CAS-before-RAS Refresh Cycle (No Reset)	CBRN	1	1	Х	




CAS-BEFORE-RAS SELF REFRESH CYCLE




^{*} CBR Self Refresh Cycle is Applicable With CBRR, CBRS, or CBRN Cycle


CAS-BEFORE-RAS REFRESH COUNTER TEST CYCLE




READ TRANSFER CYCLE



REAL TIME READ TRANSFER CYCLE




SPLIT READ TRANSFER CYCLE




Note : $\overline{SE} = VIL$

SERIAL READ CYCLE (SE=VIL)



SERIAL READ CYCLE (SE Controlled Outputs)





PACKAGE DIMENSIONS

64 Pin Plastic Small Out Line Package (Units : Millimeters)

