Power MOSFET

30 V, 12 A, Single N-Channel, SO-8

Features

- High Density Power MOSFET with Ultra Low R_{DS(on)} for Higher Efficiency
- Miniature SO-8 Surface Mount Package Saving Board Space
- I_{DSS} Specified at Elevated Temperature
- Diode Exhibits High Speed, Soft Recovery

Applications

- Power Management for Battery Power Products
- · Portable Products
- Computers, Printers, PCMCIA Cards
- Cell Phones, Cordless Telephones

MAXIMUM RATINGS (T_J = 25°C unless otherwise stated)

	(1) = 20 0 0				
Parameter		Symbol	Value	Unit	
Drain-to-Source Voltage		V _{DSS}	30	V	
Gate-to-Source Voltage	Gate-to-Source Voltage		V _{GS}	±20	V
Continuous Drain	Steady	T _A = 25°C	ID	9.6	A
Current (Note 1)	State	T _A = 70°C		7.6	S
	tp ≤10 s	T _A = 25°C		12	
Power Dissipation	Steady State		PD	1.56	W
(Note 1)	tp ≤10 s			2.5	\sim
Continuous Drain	Steady	T _A = 25°C	۱ _D	7.0	A
Current (Note 2)	State	T _A = 70°C		5.6	シ
Power Dissipation (Note 2)		$T_A = 25^{\circ}C$	P _D	0.83	W
Pulsed Drain Current	tp = 10 μs, DC = 2 %		I _{DM}	50	А
Operating Junction and S	Storage Tem	perature	T _J , T _{STG}	-55 to 150	°C
Source Current (Body Diode)		۱ _S	6.0	А	
Single Pulse Drain-to-Source Avalanche Energy (V _{DD} = 20 V, V _{GS} = 5 V, I _{PK} = 7.25 A, L = 19 mH, R _G = 25 Ω)		E _{AS}	500	mJ	
Lead Temperature for Soldering Purposes (1/8" from case for 10 s)		ΤL	260	°C	

THERMAL RESISTANCE RATINGS

Parameter	Symbol	Max	Unit
Junction-to-Ambient - Steady State (Note 1)	R_{\thetaJA}	80	°C/W
Junction-to-Ambient - t = 1 0 s (Note 1)	R_{\thetaJA}	50	
Junction-to-Ambient - Steady State (Note 2)	$R_{\theta JA}$	150	


1. Surface-mounted on FR4 board using 1 in sq. pad size (Cu area = 1.127 in sq. [1 oz] including traces) 2. Surface-mounted on FR4 board using the minimum recommended pad

size (Cu area = 0.412 in sq.)




ON Semiconductor®


http://onsemi.com







MARKING DIAGRAM/ PIN ASSIGNMENT



ORDERING INFORMATION

Device	Package	Shipping [†]		
NTMS4404NR2	SO-8	2500/Tape & Reel		

+For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specification Brochure, BRD8011/D.


ELECTRICAL CHARACTERISTICS ($T_J = 25^{\circ}C$ unless otherwise specified)

Parameter	Symbol	Test Condition		Min	Тур	Max	Units
OFF CHARACTERISTICS							
Drain-to-Source Breakdown Voltage	V _{(BR)DSS}	$V_{GS} = 0 V, I_D = 2$	250 μA	30			V
Drain-to-Source Breakdown Voltage Temperature Coefficient	V _{(BR)DSS} / T _J				25		mV/°C
Zero Gate Voltage Drain Current	I _{DSS}	V_{GS} = 0 V, V_{DS} = 30 V	$T_J = 25^{\circ}C$			1.0	μA
			$T_J = 100^{\circ}C$			5.0	
Gate-to-Source Leakage Current	I _{GSS}	V_{DS} = 0 V, V_{GS} =	$\pm 20 \text{ V}$			±100	nA
ON CHARACTERISTICS (Note 3)							
Gate Threshold Voltage	V _{GS(TH)}	$V_{GS} = V_{DS}, I_D = 2$	250 μA	1.0	2.2	3.0	V
Gate Threshold Temperature Coefficient	V _{GS(TH)} /T _J				-5.0		mV/°C
		V _{GS} = 10 V, I _D =	V _{GS} = 10 V, I _D = 12 A		9.7	11.5	mΩ
		V _{GS} = 4.5 V, I _D = 6.0 A			15.5	17.5	
Forward Transconductance	9 _{FS}	V _{DS} = 15 V, I _D = 12 A			17.5)	S
CHARGES AND CAPACITANCES					<i>.</i> 0,		
Input Capacitance	C _{ISS}				1975	2500	pF
Output Capacitance	C _{OSS}	V _{GS} = 0 V, f = 1 MHz,	V _{DS} = 24 V		575	750	
Reverse Transfer Capacitance	C _{RSS}			5.4	180	300	
Total Gate Charge	Q _{G(TOT)}				50	70	nC
Threshold Gate Charge	Q _{G(TH)}	6		2	2.4		
Gate-to-Source Charge	Q _{GS}	$V_{GS} = 10 \text{ V}, V_{DS} = 24 \text{ V}, I_D = 12 \text{ A}$			7.5		-
Gate-to-Drain Charge	Q _{GD}	Sor			16		
SWITCHING CHARACTERISTICS, $V_{GS} = 1$	0 V (Note 4)		0				
Turn-On Delay Time	t _{d(ON)})`		15	25	ns
Rise Time	tr	V_{GS} = 10 V, V_{DS} = 24 V, I_D = 12 A, R_G = 2.5 Ω			25	50	-
Turn-Off Delay Time	t _{d(OFF)}				35	55	
Fall Time	tí				15	30	
SWITCHING CHARACTERISTICS, $V_{GS} = 4$.5 V (Note 4)						
Turn–On Delay Time	t _{d(ON)}				20		ns
Rise Time	tr	V_{GS} = 4.5 V, V_{DS} = 24 V, I_{D} = 6.0 A, R_{G} = 2.5 Ω			80		1
Turn-Off Delay Time	t _{d(OFF)}				25		
Fall Time	t _f				15		
DRAIN-SOURCE DIODE CHARACTERIST	ICS (Note 4)						
Forward Diode Voltage V _{SD}	V _{SD}		$T_J = 25^{\circ}C$		0.80	1.1	V
	$V_{GS} = 0 \text{ V}, \text{ I}_{S} = 6.0 \text{ A}$ $T_{J} = 125^{\circ}\text{C}$			0.65		1	
Reverse Recovery Time	t _{RR}	V_{GS} = 0 V, d_{ISD}/d_t = 100 A/µs, I _S = 6.0 A			40	55	ns
Charge Time	ta				23		
Discharge Time	tb				17		
Reverse Recovery Charge	Q _{RR}				0.05		μC


NOTES:

3. Pulse Test: pulse width \leq 300 µs, duty cycle \leq 2%. 4. Switching characteristics are independent of operating junction temperatures.


TYPICAL PERFORMANCE CURVES



TYPICAL PERFORMANCE CURVES




http://onsemi.com 4



PACKAGE DIMENSIONS





ON Semiconductor and IIII are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability, arising out of the application or use of any provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typical" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death asocciated with such unintended or unauthorized use persores that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com N. American Technical Support: 800–282–9855 Toll Free USA/Canada

Japan: ON Semiconductor, Japan Customer Focus Center 2–9–1 Kamimeguro, Meguro–ku, Tokyo, Japan 153–0051 Phone: 81–3–5773–3850 ON Semiconductor Website: http://onsemi.com

Order Literature: http://www.onsemi.com/litorder

For additional information, please contact your local Sales Representative.