# **Power MOSFET** 30 V, 12 A, N-Channel, SO-8

#### Features

- Low R<sub>DS(on)</sub> to Minimize Conduction Losses
- Low Capacitance to Minimize Driver Losses
- Optimized Gate Charge to Minimize Switching Losses
- This is a Pb–Free Device

#### Applications

- DC–DC Converters
- Synchronous MOSFET
- Printers

# **MAXIMUM RATINGS** (T<sub>J</sub> = $25^{\circ}$ C unless otherwise stated)

Parameter			Symbol	Value	Unit
Drain-to-Source Voltage			V <sub>DSS</sub>	30	V
Gate-to-Source Voltage			V <sub>GS</sub>	±20	V
Continuous Drain		T <sub>A</sub> = 25°C	Ι <sub>D</sub>	9.9	А
Current R <sub>0JA</sub> (Note 1)		T <sub>A</sub> = 70°C		7.9	
Power Dissipation $R_{\theta JA}$ (Note 1)		$T_A = 25^{\circ}C$	PD	1.41	W
Continuous Drain		T <sub>A</sub> = 25°C	Ι <sub>D</sub>	7.5	А
Current R <sub>0JA</sub> (Note 2)	Steady	T <sub>A</sub> = 70°C		6.0	
Power Dissipation $R_{\theta JA}$ (Note 2)	State	T <sub>A</sub> = 25°C	PD	0.8	W
Continuous Drain		T <sub>A</sub> = 25°C	I <sub>D</sub>	12	А
Current $R_{\theta JA}$ , t $\leq 10 s$ (Note 1)		T <sub>A</sub> = 70°C		9.6	
Power Dissipation $R_{\theta JA}$ , t $\leq$ 10 s(Note 1)		$T_A = 25^{\circ}C$	P <sub>D</sub>	2.1	W
Pulsed Drain Current	Pulsed Drain Current $T_A = 25^{\circ}C, t_p = 10 \ \mu s$			35	А
Operating Junction and Storage Temperature			Т <sub>Ј</sub> , T <sub>stg</sub>	–55 to 150	°C
Source Current (Body Diode)			I <sub>S</sub>	2.1	А
$      Single Pulse Drain-to-Source Avalanche Energy \\ (T_J = 25^\circ C, V_{DD} = 30 \text{ V}, V_{GS} = 10 \text{ V}, \\ I_L = 14  A_{pk},  L = 1.0  \text{mH},  \text{R}_G = 25  \Omega ) $			E <sub>AS</sub>	98	mJ
Lead Temperature for Soldering Purposes (1/8" from case for 10 s)			TL	260	°C

#### THERMAL RESISTANCE MAXIMUM RATINGS

Parameter	Symbol	Value	Unit
Junction-to-Ambient - Steady State (Note 1)	$R_{\theta JA}$	88.5	°C/W
Junction-to-Ambient $-t \le 10 \text{ s}$ (Note 1)	$R_{\theta JA}$	60.5	
Junction-to-Foot (Drain)	$R_{\theta JF}$	23	
Junction-to-Ambient - Steady State (Note 2)	$R_{\theta JA}$	156	

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.

1. Surfacemounted on FR4 board using 1 in sq pad size.

2. Surfacemounted on FR4 board using the minimum recommended pad size.




# **ON Semiconductor®**

### http://onsemi.com

V <sub>(BR)DSS</sub>	R <sub>DS(ON)</sub> MAX	I <sub>D</sub> MAX	
30 V	9.0 mΩ @ 10 V	12 A	
	12.5 mΩ @ 4.5 V	127	





#### **ORDERING INFORMATION**

Device	Package	Shipping <sup>†</sup>
NTMS4801NR2G	SO-8 (Pb-Free)	2500/Tape & Reel

<sup>†</sup>For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specification Brochure, BRD8011/D.




January, 2009 – Rev. 1

# **ELECTRICAL CHARACTERISTICS** (T<sub>J</sub> = $25^{\circ}C$ unless otherwise specified)


Parameter	Symbol	Test Condition		Min	Тур	Max	Unit
OFF CHARACTERISTICS							-
Drain-to-Source Breakdown Voltage	V <sub>(BR)DSS</sub>	$V_{GS}$ = 0 V, I <sub>D</sub> = 250 $\mu$ A		30			V
Drain-to-Source Breakdown Voltage Temperature Coefficient	V <sub>(BR)DSS</sub> /T <sub>J</sub>				7.0		mV/°C
Zero Gate Voltage Drain Current	I <sub>DSS</sub>	V <sub>GS</sub> = 0 V, V <sub>DS</sub> = 24 V	T <sub>J</sub> = 25°C T <sub>J</sub> = 85°C			1.0	μΑ
			-			10	- 4
Gate-to-Source Leakage Current	I <sub>GSS</sub>	$V_{DS}$ = 0 V, $V_{GS}$ =	±20 V			±100	nA
ON CHARACTERISTICS (Note 3)					1	0.5	
Gate Threshold Voltage	V <sub>GS(TH)</sub>	$V_{GS} = V_{DS}, I_D = 2$	250 μA	1.0		2.5	V
Negative Threshold Temperature Coefficient	V <sub>GS(TH)</sub> /T <sub>J</sub>				6.0		mV/°C
Drain-to-Source On Resistance	R <sub>DS(on)</sub>	$V_{GS}$ = 10 V, I <sub>D</sub> =	12 A		7.0	9.0	mΩ
		V <sub>GS</sub> = 4.5 V, I <sub>D</sub> =	= 10 A		9.5	12.5	
Forward Transconductance	<b>9</b> FS	V <sub>DS</sub> = 1.5 V, I <sub>D</sub> =	= 12 A		26		S
CHARGES, CAPACITANCES AND GA	ATE RESISTAN	ICE					
Input Capacitance	C <sub>iss</sub>				1630		pF
Output Capacitance	C <sub>oss</sub>	V <sub>GS</sub> = 0 V, f = 1.0 MHz,	V <sub>GS</sub> = 0 V, f = 1.0 MHz, V <sub>DS</sub> = 25 V		288		
Reverse Transfer Capacitance	C <sub>rss</sub>				150		
Total Gate Charge	Q <sub>G(TOT)</sub>				12.2	14	nC
Threshold Gate Charge	Q <sub>G(TH)</sub>	$V_{GS}$ = 4.5 V, $V_{DS}$ = 15 V, $I_{D}$ = 12 A			1.8		
Gate-to-Source Charge	Q <sub>GS</sub>				5.1		
Gate-to-Drain Charge	Q <sub>GD</sub>				4.4		
Total Gate Charge	Q <sub>G(TOT)</sub>	V <sub>GS</sub> = 10 V, V <sub>DS</sub> = 15 V, I <sub>D</sub> = 12 A			25		nC
SWITCHING CHARACTERISTICS (No							
Turn-On Delay Time	t <sub>d(on)</sub>				10.5		ns
Rise Time	t <sub>r</sub>	V <sub>GS</sub> = 10 V, V <sub>DS</sub> =	- 15 V		3.7		
Turn-Off Delay Time	t <sub>d(off)</sub>	$V_{GS} = 10 \text{ V}, V_{DS} = 13 \text{ V},$ $I_D = 1.0 \text{ A}, \text{ R}_G = 6.0 \Omega$			29		
Fall Time	t <sub>f</sub>				9.8		
DRAIN-SOURCE DIODE CHARACTE	RISTICS	1					
Forward Diode Voltage	V <sub>SD</sub>		T <sub>J</sub> = 25°C		0.73	1.0	V
		$V_{GS} = 0 V, I_S = 2.1 A$	T <sub>J</sub> = 125°C		0.6		
Reverse Recovery Time	t <sub>RR</sub>		·		22		ns
Charge Time	ta	Vac - 0 V. dva/dv - 1	100 A/us		11		1
Discharge Time	t <sub>b</sub>	$\label{eq:VGS} \begin{array}{l} V_{GS} = 0 \ V, \ d_{IS}/d_t = 100 \ \text{A}/\mu\text{s}, \\ I_S = 2.1 \ \text{A} \end{array}$			11		1
Reverse Recovery Charge	Q <sub>RR</sub>				13		nC
PACKAGE PARASITIC VALUES		1			l	1	<u> </u>
Source Inductance	Ls	T <sub>A</sub> = 25°C			0.66		nH
Drain Inductance	L <sub>D</sub>				0.20		nH
Gate Inductance	L <sub>G</sub>				1.5		nH
Gate Resistance	R <sub>G</sub>				1.1	1.8	Ω

Pulse Test: pulse width = 300 μs, duty cycle ≤ 2%.
 Switching characteristics are independent of operating junction temperatures.

# **TYPICAL PERFORMANCE CURVES**




#### **TYPICAL PERFORMANCE CURVES**



#### PACKAGE DIMENSIONS

SOIC-8 CASE 751-07 ISSUE AJ



\*For additional information on our Pb–Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

ON Semiconductor and a registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use personal and suggest na fegaring the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

Phone: 421 33 790 2910

Phone: 81-3-5773-3850

Japan Customer Focus Center

#### PUBLICATION ORDERING INFORMATION

#### LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA Phone: 303–675–2175 or 800–344–3860 Toll Free USA/Canada Fax: 303–675–2176 or 800–344–3867 Toll Free USA/Canada Email: orderlit@onsemi.com N. American Technical Support: 800–282–9855 Toll Free USA/Canada Europe, Middle East and Africa Technical Support:

#### ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative

- DIMENSIONING AND TOLERANCING PER ANSI Y14.5M. 1982.
  - CONTROLLING DIMENSION: MILLIMETER.
    DIMENSION A AND B DO NOT INCLUDE
  - DIMENSION A AND B DO NOT INCLUDE MOLD PROTRUSION.
  - MAXIMUM MOLD PROTRUSION 0.15 (0.006) PER SIDE.
  - PER SIDE. 5. DIMENSION D DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.127 (0.005) TOTAL IN EXCESS OF THE D DIMENSION AT
  - MAXIMUM MATERIAL CONDITION. 6. 751–01 THRU 751–06 ARE OBSOLETE. NEW STANDARD IS 751–07.

	MILLIN	IETERS	INC	HES	
DIM	MIN	MAX	MIN	MAX	
Α	4.80	5.00	0.189	0.197	
В	3.80	4.00	0.150	0.157	
С	1.35	1.75	0.053	0.069	
D	0.33	0.51	0.013	0.020	
G	1.27 BSC		0.050 BSC		
н	0.10	0.25	0.004	0.010	
J	0.19	0.25	0.007	0.010	
к	0.40	1.27	0.016	0.050	
М	0 °	8 °	0 °	8 °	
Ν	0.25	0.50	0.010	0.020	
S	5.80	6.20	0.228	0.244	

STYLE 12:

PIN 1. SOURCE

۷.	3001101
3	SOURCE

4. GATE 5. DRAIN 6. DRAIN

6. DRAIN 7. DRAIN

8. DRAIN