


**OptiMOS<sup>(TM)</sup>3 Power-Transistor**
**Features**


- Ideal for high frequency switching and sync. rec.
- Optimized technology for DC/DC converters
- Excellent gate charge x  $R_{DS(on)}$  product (FOM)
- Very low on-resistance  $R_{DS(on)}$
- N-channel, normal level
- 100% avalanche tested
- Pb-free plating; RoHS compliant
- Qualified according to JEDEC<sup>1)</sup> for target applications

**Product Summary**

$V_{DS}$	60	V
$R_{DS(on),max}$	2.3	m $\Omega$
$I_D$	140	A



<b>Type</b>	IPB023N06N3 G
	
<b>Package</b>	PG-TO263-7
<b>Marking</b>	023N06N


**Maximum ratings, at  $T_j=25\text{ }^\circ\text{C}$ , unless otherwise specified**

Parameter	Symbol	Conditions	Value	Unit
Continuous drain current	$I_D$	$T_C=25\text{ }^\circ\text{C}^{2)}$	140	A
		$T_C=100\text{ }^\circ\text{C}$	140	
Pulsed drain current <sup>3)</sup>	$I_{D,pulse}$	$T_C=25\text{ }^\circ\text{C}$	560	
Avalanche energy, single pulse <sup>4)</sup>	$E_{AS}$	$I_D=100\text{ A}$ , $R_{GS}=25\text{ }\Omega$	330	mJ
Gate source voltage	$V_{GS}$		$\pm 20$	V
Power dissipation	$P_{tot}$	$T_C=25\text{ }^\circ\text{C}$	214	W
Operating and storage temperature	$T_j$ , $T_{stg}$		-55 ... 175	$^\circ\text{C}$
IEC climatic category; DIN IEC 68-1			55/175/56	

<sup>1)</sup>J-STD20 and JESD22

<sup>2)</sup> Current is limited by bondwire; with an  $R_{thJC}=0.7\text{ K/W}$  the chip is able to carry 226 A.

<sup>3)</sup> See figure 3 for more detailed information

<sup>4)</sup> See figure 13 for more detailed information

Parameter	Symbol	Conditions	Values			Unit
			min.	typ.	max.	

**Thermal characteristics**

Thermal resistance, junction - case	$R_{thJC}$		-	-	0.7	K/W
Thermal resistance, junction - ambient	$R_{thJA}$	minimal footprint	-	-	62	
		6 cm <sup>2</sup> cooling area <sup>5)</sup>	-	-	40	

**Electrical characteristics, at  $T_j=25\text{ °C}$ , unless otherwise specified**
**Static characteristics**

Drain-source breakdown voltage	$V_{(BR)DSS}$	$V_{GS}=0\text{ V}, I_D=1\text{ mA}$	60	-	-	V
Gate threshold voltage	$V_{GS(th)}$	$V_{DS}=V_{GS}, I_D=141\text{ }\mu\text{A}$	2	3	4	
Zero gate voltage drain current	$I_{DSS}$	$V_{DS}=60\text{ V}, V_{GS}=0\text{ V}, T_j=25\text{ °C}$	-	0.1	2	$\mu\text{A}$
		$V_{DS}=60\text{ V}, V_{GS}=0\text{ V}, T_j=125\text{ °C}$	-	20	200	
Gate-source leakage current	$I_{GSS}$	$V_{GS}=20\text{ V}, V_{DS}=0\text{ V}$	-	1	100	nA
Drain-source on-state resistance	$R_{DS(on)}$	$V_{GS}=10\text{ V}, I_D=100\text{ A}$	-	1.9	2.3	m $\Omega$
Gate resistance	$R_G$		-	1.4	-	$\Omega$
Transconductance	$g_{fs}$	$ V_{DS} >2 I_D R_{DS(on)max}, I_D=100\text{ A}$	83	166	-	S

<sup>5)</sup> Device on 40 mm x 40 mm x 1.5 mm epoxy PCB FR4 with 6 cm<sup>2</sup> (one layer, 70  $\mu\text{m}$  thick) copper area for drain connection. PCB is vertical in still air.

Parameter	Symbol	Conditions	Values			Unit
			min.	typ.	max.	

**Dynamic characteristics**

Input capacitance	$C_{iss}$	$V_{GS}=0\text{ V}, V_{DS}=30\text{ V},$ $f=1\text{ MHz}$	-	12000	16000	pF
Output capacitance	$C_{oss}$		-	2600	-	
Reverse transfer capacitance	$C_{rss}$		-	87	-	
Turn-on delay time	$t_{d(on)}$	$V_{DD}=30\text{ V}, V_{GS}=10\text{ V},$ $I_D=100\text{ A}, R_G=3\Omega$	-	31	-	ns
Rise time	$t_r$		-	90	-	
Turn-off delay time	$t_{d(off)}$		-	62	-	
Fall time	$t_f$		-	23	-	

**Gate Charge Characteristics<sup>6)</sup>**

Gate to source charge	$Q_{gs}$	$V_{DD}=30\text{ V}, I_D=100\text{ A},$ $V_{GS}=0\text{ to }10\text{ V}$	-	62	-	nC
Gate to drain charge	$Q_{gd}$		-	13	-	
Switching charge	$Q_{sw}$		-	38	-	
Gate charge total	$Q_g$		-	149	198	
Gate plateau voltage	$V_{plateau}$		-	5.1	-	V
Output charge	$Q_{oss}$	$V_{DD}=30\text{ V}, V_{GS}=0\text{ V}$	-	120	160	nC


**Reverse Diode**

Diode continuous forward current	$I_S$	$T_C=25\text{ °C}$	-	-	140	A
Diode pulse current	$I_{S,pulse}$		-	-	560	
Diode forward voltage	$V_{SD}$	$V_{GS}=0\text{ V}, I_F=100\text{ A},$ $T_j=25\text{ °C}$	-	0.9	1.2	V
Reverse recovery time	$t_{rr}$	$V_R=30\text{ V}, I_F=100\text{ A},$ $di_F/dt=100\text{ A}/\mu\text{s}$	-	69	-	ns
Reverse recovery charge	$Q_{rr}$		-	120	-	nC

<sup>6)</sup> See figure 16 for gate charge parameter definition


**1 Power dissipation**

$$P_{tot} = f(T_C)$$



**2 Drain current**


$$I_D = f(T_C); V_{GS} \geq 10 \text{ V}$$



**3 Safe operating area**

$$I_D = f(V_{DS}); T_C = 25 \text{ °C}; D = 0$$


parameter:  $t_p$



**4 Max. transient thermal impedance**

$$Z_{thJC} = f(t_p)$$


parameter:  $D = t_p / T$



**5 Typ. output characteristics**

$I_D = f(V_{DS}); T_j = 25\text{ °C}$


parameter:  $V_{GS}$



**6 Typ. drain-source on resistance**

$R_{DS(on)} = f(I_D); T_j = 25\text{ °C}$


parameter:  $V_{GS}$



**7 Typ. transfer characteristics**


$I_D = f(V_{GS}); |V_{DS}| > 2|I_D|R_{DS(on)max}$

parameter:  $T_j$




**8 Typ. forward transconductance**

$g_{fs} = f(I_D); T_j = 25\text{ °C}$



**9 Drain-source on-state resistance**


$$R_{DS(on)} = f(T_j); I_D = 100 \text{ A}; V_{GS} = 10 \text{ V}$$



**10 Typ. gate threshold voltage**


$$V_{GS(th)} = f(T_j); V_{GS} = V_{DS}$$

parameter:  $I_D$



**11 Typ. capacitances**


$$C = f(V_{DS}); V_{GS} = 0 \text{ V}; f = 1 \text{ MHz}$$



**12 Forward characteristics of reverse diode**

$$I_F = f(V_{SD})$$


parameter:  $T_j$



**13 Avalanche characteristics**

$I_{AS}=f(t_{AV}); R_{GS}=25 \Omega$


parameter:  $T_{j(start)}$



**14 Typ. gate charge**


$V_{GS}=f(Q_{gate}); I_D=100 \text{ A pulsed}$

parameter:  $V_{DD}$



**15 Drain-source breakdown voltage**



$V_{BR(DSS)}=f(T_j); I_D=1 \text{ mA}$



**16 Gate charge waveforms**



PG-T0263-7 (D<sup>2</sup>-Pak 7pin)



DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	4.30	4.57	0.169	0.180
A1	0.00	0.25	0.000	0.010
b	0.50	0.70	0.020	0.028
b2	0.50	1.00	0.020	0.039
c	0.33	0.65	0.013	0.026
c2	1.17	1.40	0.046	0.055
D	8.51	9.45	0.335	0.372
D1	6.90	7.90	0.272	0.311
E	9.80	10.31	0.386	0.406
E1	6.50	8.60	0.256	0.339
e	1.27		0.050	
N	6		6	
H	14.61	15.88	0.575	0.625
L	2.29	3.00	0.090	0.118
L1	0.70	1.60	0.028	0.063
L2	1.00	1.78	0.039	0.070
F1	16.05	16.25	0.632	0.640
F2	9.30	9.50	0.366	0.374
F3	4.50	4.70	0.177	0.185
F4	10.70	10.90	0.421	0.429
F5	0.37	0.57	0.015	0.022
F6	0.70	0.90	0.028	0.035

2) ( )  
3) ( )  
4) ( )

DOCUMENT NO.  
Z8B00134765

SCALE

EUROPEAN PROJECTION

ISSUE DATE  
05-11-2007

REVISION  
01



**Published by**  
**Infineon Technologies AG**  
**81726 Munich, Germany**  
**© 2008 Infineon Technologies AG**  
**All Rights Reserved.**

**Legal Disclaimer**

The information given in this document shall in no event be regarded as a guarantee of conditions or characteristics. With respect to any examples or hints given herein, any typical values stated herein and/or any information regarding the application of the device, Infineon Technologies hereby disclaims any and all warranties and liabilities of any kind, including without limitation, warranties of non-infringement of intellectual property rights of any third party.

**Information**

For further information on technology, delivery terms and conditions and prices, please contact the nearest Infineon Technologies Office ([www.infineon.com](http://www.infineon.com)).

**Warnings**

Due to technical requirements, components may contain dangerous substances. For information on the types in question, please contact the nearest Infineon Technologies Office. Infineon Technologies components may be used in life-support devices or systems only with the express written approval of Infineon Technologies, if a failure of such components can reasonably be expected to cause the failure of that life-support device or system or to affect the safety or effectiveness of that device or system. Life support devices or systems are intended to be implanted in the human body or to support and/or maintain and sustain and/or protect human life. If they fail, it is reasonable to assume that the health of the user or other persons may be endangered.