

### ESDA14V2-4BF2

ASD (Application Specific Devices)

# QUAD BIDIRECTIONAL TRANSIL™ ARRAY FOR ESD PROTECTION

#### **APPLICATION**

Where transient overvoltage protection in ESD sensitive equipment is required, such as :

- Computers
- Printers
- Communication systems and cellular phones
- Video equipment

This device is particularly adapted to the protection of symmetrical signals.

#### **DESCRIPTION**

The ESDA14V2-4BF2 is a monolithic array designed to protect up to 4 lines in a bidirectional way against ESD transients.

The device is ideal for situations where board space saving is requested.

#### **FEATURES**

- 4 Bidirectional Transil functions
- ESD Protection: IEC61000-4-2 level 4
- Stand off voltage: 12 V Min.
- Low leakage current < 1 µA</p>
- 50 W Peak pulse power (8/20 µs)

#### **BENEFITS**


- High ESD protection level
- High integration
- Suitable for high density boards

## COMPLIES WITH THE FOLLOWING STANDARDS: IEC61000-4-2

15 kV (air discharge) 8 kV (contact discharge)

MIL STD 883F- Method 3015-7: class3

25 kV (human body model)



**Table 1: Order Code** 

Part Number	Marking
ESDA14V2-4BF2	EA

Figure 1: Pin Configuration (Bump side)





Figure 2: Pin Configuration (Bump Side)



TM: TRANSIL is a trademark of STMicroelectronics.


January 2006 REV. 3 1/7

Table 2: Absolute Ratings (limiting values)

Symbol	P	Value	Unit	
V <sub>PP</sub>	ESD discharge	MIL STD 883E - Method 3015-7 IEC61000-4-2 air discharge IEC61000-4-2 contact discharge	± 25 ± 15 ± 8	kV
P <sub>PP</sub>	Peak pulse power (8/20 µs)	50	W	
T <sub>j</sub>	Junction temperature	125	°C	
T <sub>stg</sub>	Storage temperature range	-55 to +150	°C	
T <sub>L</sub>	Lead solder temperature (10 s	260	°C	
T <sub>op</sub>	Operating temperature range	-40 to +125	°C	

Table 3: Electrical Characteristics ( $T_{amb}$  = 25  $^{\circ}C$ )

Symbol	Parameter		
$V_{BR}$	Breakdown voltage		
I <sub>RM</sub>	Leakage current @ V <sub>RM</sub>		
$V_{RM}$	Stand-off voltage		
V <sub>CL</sub>	Clamping voltage		
R <sub>d</sub>	Dynamic impedance		
I <sub>PP</sub>	Peak pulse current		
С	Capacitance		



	V	3R	@ I <sub>R</sub>	I <sub>RM</sub> @	V <sub>RM</sub>	R <sub>d</sub>	αΤ	С
Part Number	min.	max.		max.		typ.	max.	max.
						note 1	note 2	0V bias
	V	V	mA	μΑ	V	Ω	10 <sup>-4</sup> /°C	pF
ESDA14V2-4BF2	1/1/2	14.2 18	1	1	12	3.2	10	15
	17.2			0.1	3			

Note 1: Square pulse,  $I_{PP} = 3A$ ,  $tp = 2.5 \mu s$ .

Note 2:  $\Delta v_{BR}$  =  $\alpha T$  (Tamb -25 °C) x  $v_{BR}$  (25 °C)

Figure 3: Clamping voltage versus peak pulse current (Tj initial = 25 °C) (Rectangular waveform,  $t_p$  = 2.5  $\mu$ s)




Figure 5: Relative variation of leakage current versus junction temperature (typical values)




Figure 7: ESD response to IEC61000-4-2 (-15 kV air discharge)




Figure 4: Capacitance versus reverse applied voltage (typical values)




Figure 6: ESD response to IEC61000-4-2 (+15 kV air discharge)




Figure 8: Analog crosstalk




Figure 9: Digital crosstalk




Figure 10: Application example





Figure 11: Aplac model



57

Figure 12: Ordering Information Scheme




Figure 13: FLIP-CHIP Package Mechanical Data




Figure 14: Foot print recommendations





Figure 15: Marking








Figure 16: FLIP-CHIP Tape and Reel Specification

In order to meet environmental requirements, ST offers these devices in ECOPACK® packages. These packages have a Lead-free second level interconnect . The category of second level interconnect is marked on the inner box label, in compliance with JEDEC Standard JESD97. The maximum ratings related to soldering conditions are also marked on the inner box label. ECOPACK is an ST trademark. ECOPACK specifications are available at: www.st.com.

**Table 4: Ordering Information** 

Ordering code	Marking	Package	Weight	Base qty	Delivery mode
ESDA14V2-4BF2	EA	Flip-Chip	2.1 mg	5000	Tape & reel 7"

**Note:** More informations are available in the application notes: AN1235: "Flip-Chip: Package description and recommendations for use"

**Table 5: Revision History** 

Date	Revision	Description of Changes
14-Mar-2005	1	First issue.
18-Oct-2005	2	Dimension from center bump to corner bump changed in Figure 13 to indicate diagonal instead of perpendicular measurement. No values changed. ECOPACK statement added.
17-Jan-2006	3	Die dimensions changed in Figure 13. Cavity depth changed in Figure 16



Information furnished is believed to be accurate and reliable. However, STMicroelectronics assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of STMicroelectronics. Specifications mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. STMicroelectronics products are not authorized for use as critical components in life support devices or systems without express written approval of STMicroelectronics.

The ST logo is a registered trademark of STMicroelectronics. All other names are the property of their respective owners

© 2006 STMicroelectronics - All rights reserved

#### STMicroelectronics group of companies

Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan - Malaysia - Malta - Morocco - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States of America www.st.com

