## Renesns

## Description

R8A66120FFA is high-speed field memory with two FIFO (First In First Out) memories of 4 M -bit, which uses high-performance silicon gate process technology.

## Features

| - Total memory Capacity | 8Mega-bit |
| :--- | :--- |
| -High speed operation |  |
| cycle time |  |
| output access time | 10.0ns(Min.) |
| 6.Ons(Max.) |  |$\quad$ fmax $=100 \mathrm{MHz}$

## Application

W-CDMA base station, Digital PPC, Digital TV,VTR and so on.

## Mode Descriptions

| 1 K -word = 1024-words |
| :---: |
| 1024K-word |
| 4bit bus I/F |
|  |
| The 2 pieces of 1024 K -word $\times 4$-bit FIFO can be operated completely independently. |
| 2-system individual input |
| 2-system individual output |

## Pin Configuration (Top view)



## Block Diagram



Pin Function Description

| Pin name <br> (*1) | Name | Input/ <br> Output | Number of <br> pin(s) | Function |
| :---: | :--- | :---: | :---: | :--- |
| CKx | Clock input | Input | 2 | They are clock inputs. |
| WEx | Write enable input | Input | 2 | They are write enable control inputs. <br> When they are "L", a write enable status is <br> provided. |
| WRESx | Write reset input | Input | 2 | They are reset inputs to initialize a write <br> address counter of internal FIFO. <br> When they are "L", a write reset status is <br> provided. |
| REx | Read enable input | Input | 2 | They are read enable control inputs. <br> When they are "L", a read enable status is <br> provided. |
| RRESx | Read reset input | Input | 2 | They are reset inputs to initialize a read <br> address counter of internal FIFO. <br> When they are "L", a read reset status is <br> provided. |
| Dx<3:0> | Data input | Input | 8 | They are data input bus. |

*Note1: $X$ of the pin name shows $A$ or $B . A=A$-system, $B=B$-system.

## Mode pin Setting

In normal operation mode. It should be fixed on "L".

| Pin Name | Operation MODE |
| :---: | :---: |
| MODE |  |
| L | Normal operation |
| H | Out of a guarantee |

## Operation Description



R8A66120FFA can be controlled two pieces of 1024 K -word $\times 4$-bit FIFO completely independently. Taking FIFO (A) as an example, the operation of FIFO memory is described as follows.
The operation of FIFO (B) is the same as that of FIFO (A).
When write enable input WEA is "L", the contents of data input DA<3:0> are written into FIFO $(A)$ in synchronization with the rising of clock input CKA.
At this time, the write address counter of FIFO (A) is incremented. When WEA is " H ", this IC disable to write data into FIFO (A) and the write address counter of FIFO $(A)$ is not incremented. When write reset input WRESA is "L", the write address counter of FIFO (A) is initialized.

When read enable input REA is " L ", the contents of FIFO (A) are outputted to data output $\mathrm{QA}<3: 0>$ in synchronization with the rising of clock input CKA.
At this time, the read address counter of FIFO (A) is incremented. When REA is " H ", this IC disable to read data from FIFO (A) and the read address counter of FIFO (A) is not incremented. Also QA<3:0> become high impedance state.
When read reset input RRESA is "L", the read address counter of FIFO (A) is initialized

## Electrical Characteristics

## Absolute Maximum Ratings ( $\mathrm{Ta}=0 \sim 70^{\circ} \mathrm{C}$, unless otherwise noted)

| Symbol | Parameter | Conditions | Ratings | Unit |
| :---: | :---: | :---: | :---: | :---: |
| Vcc | Supply voltage | A value based on GND | -0.3~+3.8 | V |
| VI | Input voltage |  | -0.3 - Vcc+0.3 | V |
| Vo | Output voltage |  | -0.3 ~ Vcc+0.3 | V |
| Pd | Maximum power dissipation | $\mathrm{Ta}=70^{\circ} \mathrm{C}$ | 550 | mW |
| Tstg | Storage temperature |  | $-55 \sim+150$ | C |

## Recommended Operating Conditions

| Symbol | Parameter | Test conditions | Limits |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Typ. | Max. |  |
| Vcc | Supply voltage | A value based on GND | 3.0 | 3.3 | 3.6 | V |
| VI | Input voltage |  | 0 |  | Vcc | V |
| Vo | Output voltage |  | 0 |  | Vcc | V |
| Topr | Operating ambient temperature |  | 0 |  | 70 | ${ }^{\circ} \mathrm{C}$ |

DC Characteristics ( $\mathrm{Ta}=0 \sim 70^{\circ} \mathrm{C}, \mathrm{Vcc}=3.3 \pm 0.3 \mathrm{~V}, \mathrm{GND}=0 \mathrm{~V}$, unless otherwise noted)

| Symbol | Parameter | Test conditions | Limits |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Typ. | Max. |  |
| VIH | "H" input voltage | A value based on GND | $0.8 \times \mathrm{Vcc}$ |  |  | V |
| VIL | "L" input voltage |  | 寿 |  | $0.2 \times \mathrm{Vcc}$ | V |
| VOH | "H" output voltage | $\mathrm{IOH}=-4 \mathrm{~mA}$ | Vcc-0.4 |  |  | V |
| Vol | "L" output voltage | $\mathrm{IOL}=4 \mathrm{~mA}$ |  |  | 0.4 | V |
| IIH | "H" input current | $\mathrm{V}_{1}=\mathrm{Vcc}$ |  |  | 10 | uA |
| IIL | "L" input current | $\mathrm{V}_{\mathrm{l}}=$ GND |  |  | -10 | UA |
| Iozh | Off state "H" output current | Vo = Vcc |  |  | 10 | uA |
| IOZL | Off state "L" output current | $\mathrm{Vo}=\mathrm{GND}$ |  |  | -10 | uA |
| ICC | Operating mean current dissipation | $\begin{aligned} & \mathrm{Vcc}=3.3 \pm 0.3 \mathrm{~V} \\ & \mathrm{~V} \mathrm{I}: \text { Repeat "H" and "L" } \\ & \mathrm{Vo}: \text { Output open } \\ & \mathrm{tCK}=10.0 \mathrm{~ns}(\mathrm{f}=100 \mathrm{MHz}) \end{aligned}$ |  |  | 150 | mA |
| Cl | Input capacitance | $\mathrm{f}=1 \mathrm{MHz}$ |  |  | 10 | pF |
| Co | Off state output capacitance | $\mathrm{f}=1 \mathrm{MHz}$ |  |  | 15 | pF |

## Power On

After power-on this IC, some circuits of internal FIFO should be initialized by the following procedures (1), (2).
Also, when the supply voltage ( Vcc ) drops below the operation voltage range ( 3.0 to 3.6 V ) during operating and so this is powered on again, they should be initialized by the same procedures.
(1)After 1 msec or more has passed under the following conditions (i), (ii) and (iii), please input the signal of "L" to "H" to POR pin
for power on reset. After of that, POR pin should be fixed at "H".
(i) :Vcc reaches to the operation voltage range.
(ii) :The clock signal is inputted to CK pin
(iii) :POR pin is fixed at "L".
(2)After POR pin is fixed at "H", write reset and read reset operations should be provided with 100 cycles or more respectively. There is no problem in these reset operations, if total reset cycles reach to 100 or more even if those are discontinuous.


Timing Requirements ( $\mathrm{Ta}=0 \sim 70^{\circ} \mathrm{C}, \mathrm{Vcc}=3.3 \pm 0.3 \mathrm{~V}, \mathrm{GND}=0 \mathrm{~V}$, unless otherwise noted)

| Symbol | Parameter | Limits |  | Unit |
| :--- | :--- | :---: | :---: | :---: | :---: |
|  |  | Min. | Typ. |  |
| tCK | Clock (CK) cycle | 10 |  | 200 |
| tCKH | CK "H" pulse w idth | 4 |  |  |
| tCKL | CK "L" pulse w idth | 4 |  |  |
| tDS | Input data setup time to CK | 4 |  |  |
| tDH | Input data hold time to CK | 0 |  |  |
| tWRESS | Write reset setup time to CK | 4 |  |  |
| tWRESH | Write reset hold time to CK | 0 |  |  |
| tRRESS | Read reset setup time to CK | 4 |  |  |
| tRRESH | Read reset hold time to CK | 0 |  |  |
| tWES | Write enable setup time to CK | 4 |  |  |
| tWEH | Write enable hold time to CK | 0 |  |  |
| tRES | Read enable setup time to CK | 4 |  |  |
| tREH | Read enable hold time to CK | 0 |  |  |
| tr, tf | Input pulse rise / fall time |  |  |  |

Switching Characteristics ( $\mathrm{Ta}=0 \sim 70^{\circ} \mathrm{C}, \mathrm{Vcc}=3.3 \pm 0.3 \mathrm{~V}, \mathrm{GND}=0 \mathrm{~V}$, unless otherwise noted)

| Symbol | Parameter | Limits |  | Unit |  |
| :--- | :--- | :---: | :---: | :---: | :---: |
|  |  | Min. | Typ. |  |  |
| tAC | Output access time to CK |  |  | 6 |  |
| tOH | Output hold time to CK | 1 |  |  |  |
| tOEN | Output enable time to CK | 1 |  | 6 |  |
| tODIS | Output disable time to CK | 1 |  | 6 |  |

## Switching Characteristics Measurement Circuit



The load capacitance CL includes the floating capacitance of connections and a input capacitance of a probe.
tODIS and tOEN Measurement Conditions


## Operating Timing

Write Cycle


Write Reset Cycle


Write Reset and Write Enable Combination Cycle


Note: There is no timing restriction of WE to WRES.


Read Reset Cycle


Read Reset and Read Enable Combination Cycle


Note: There is no timing restriction of RE to RRES.

## Caution When Write Cycle and Read Cycle Approach Each Other

The interval $m$ between write cycle and a read cycle should be secured more than 256 cycles when the write cycle goes ahead of the read cycle on the following conditions, that is to say the interval less than 255 cycles is forbidden.

WRES, RRES="H"; WE, RE="L", and

- Both write side and read side are activated continuously.

When once this restriction to the interval isn't fulfilled, writing data is guaranteed, but reading data isn't guaranteed not only for the cycles when it isn't fulfilled but also for the following 256 cycles after it is fulfilled again.
In this 256 cycles, read disable and read reset cycles are not counted.
But the following condition is an exception to the restriction to forbid the intervals less than 255 cycles.

- Either write side or read side is temporarily stopped owing to reset cycles (WRES or RRES="L") or disable cycles (WE or RE ="H").

Note: Also, when the address counter is incremented up to the last cycle of 1 -line and then returned to 0 cycle, the interval $m$ between write and read cycles should be secured more than 256 cycles taking account that they are cyclic and serial lines.


In the case of read cycle goes ahead of the write cycle or write cycle and read cycle are accorded. It's exceptions of the restriction on forbid the intervals less than 255 cycles.

## Caution of The State of Clock Stopping

Stopping of clock signal of this IC is forbidden during operating of it. "Stopping of clock signal" mean that CK is fixed at "L" or " H " for more than $\operatorname{tck}(\operatorname{Max})(=200 \mathrm{~ns})$.
When this restriction to tck isn't fulfilled, all writing data before stopping of clock signal isn't defined.
Once the clock signal stopped, 1 cycle or more of both write reset cycles and read reset cycles should be secured to operate again.


## Variable Length Delay bits

The 1-line length (cycle number) of R8A66120FFA is 1,048,576-cycle.

## 1-line Delay

In read cycles, an output data is read out at the (first) rising edge of CK (i.e. the start of the cycle ). In write cycles, an input data is written at the (second) rising edge of CK (i.e. the end of the cycle ). So 1-line delay can be made easily according to the control method of the following figure.


N-bit Delay 1
(Reset at cycles corresponding to delay length)


Note: Take care of the restriction to a interval between a write cycle and a read cycle (ref. page10).

N-bit Delay 2
(Sliding timings of WRES and RRES at cycles corresponding to delay length)


N-bit Delay 3
(Sliding address by disabling RE for cycles corresponding to delay length)


## Reading shortest a data written at $\mathbf{n}$ cycle on write-side

In order to read out a written data, CK should be inputted for 256 cycles and more after the data is written.
In following figure, an example is shown of reading out the data written at the rising edge of CK (*1) at n cycle on write-side.
Output data becomes invalid when this restriction isn't fulfilled.
Also, take care of the restriction to the interval between a write cycle and a read cycle (ref. page10).


RE


Reading longest a data written at $\mathbf{n}$ cycle on write-side : 1-line Delay
Output Q of n cycle $<1>^{*}$ can be read out until n cycle $<1>^{*}$ on read-side and n cycle $<2>^{*}$ on write-side overlap each other.


## Package Outline



All trademarks and registered trademarks are the property of their respective owners.

Renesas Technology Corp. sales strategic Planning Div. Nippon Blag., 2-6-2, Onte-machi, Chiyoda-ku, Tokyo 100-0004, Japan

1. This document is provided for reference purposes only so that Renesas customers may select the appropriate Renesas products for their use. Renesas neither makes warranties or representations with respect to the accuracy or completeness of the information contained in this document nor grants any license to any intellectual property rights or any other rights of Renesas or any third party with respect to the information in this document.
Renesas shall have no liability for damages or infringement of any intellectual property or other rights arising out of the use of any information in this document, including but not limited to, product data, diagrams, charts, programs, algorinms, and application circuit examples.
You should and regulations, and procedures required by such laws and regulations.
. All information included in this document such as product data, diagrams, charts, programs, algorithms, and application circuit examples, is current as of the date this document is issued. Such information, however, is subject to change without any prior notice. Before purchasing or using any Renesas products listed in this document, please confirm the latest product information with a Renesas sales office. Also, please pay regular and careful attention to additional and different information to be disclosed by Renesas such as that disclosed through our website. (http:/ www.renesas.com)
Renesas has used reasonable care in compiling the information included in this document, but Renesas assumes no liability whatsoever for any damages incurred as a result of errors or omissions in the information included in this document.
 of such information to the intended application. Renesas makes no representations, warranties or guaranties regarding the suitability of its products for any particular
. With the exception of products specified by Renesas as suitable for automobile applications, Renesas products are not designed, manufactured or tested for applications or otherwise in systems the failure or malfunction of which may cause a direct threat to human life or create a risk of human injury or which require especially high quality and reliability such as safety systems, or equipment or systems for transportation and traffic, healthcare, combustion control, aerospace and aeronautics, nuclear power, or undersea communication transmission. If you are considering the use
2. Notwithstanding the preceding paragraph, you should not use Renesas products for the purposes listed below:

Notwithstanding the preceding paragraph, yo
(1) artificial life support devices or systems
2) artificial life support de

3 healthcare intervention (e.g. excision, administration of medication, etc.)
4) any other purposes that pose a direct threat to human life

Renesas shall have no liability for damages arising out of the uses set forth in the above and purchasers who elect to use Renesas products in any of the foregoing applications shall indemnify and hold harmless Renesas Technology Corp., its affiliated companies and their officers, directors, and employees against any and all
9. You should use the products described herein within the range specified by Renesas, especially with respect to the maximum rating, operating supply voltage range, movement power voltage range, heat radiation characteristics, installation and other product characteristics. Renesas shall have no liability for malfunctions or damages arising out of the use of Renesas products beyond such specified ranges
Although Renesas endeavors to improve the quains are characteristics such as the occurrence of failure at a certain caused by fire in the event of the failure of a Renesas product, such as safety design for hardware and software including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other applicable measures. Among others, since the evaluation of microcomputer software alone is very difficult, please evaluate the safety of the final products or system manufactured by you.
11. In case Renesas products listed in this document are detached from the products to which the Renesas products are attached or affixed the risk of accident such as swallowing by infants and small children is very high. You should implement safety measures so that Renesas products may not be easily detached from your products Renesas shall have no liability for damages arsing out of such detachment.
12. This document may not be reproduced or duplicated, in any form, in whole or in part, without prior written approval from Renesas. any other inquiries.

## RENESAS SALES OFFICES

http://www.renesas.com
Refer to "http://www.renesas.com/en/network" for the latest and detailed information.

## Renesas Technology America, Inc. <br> 450 Holger Way, San Jose, CA' $95134-1368$, U.S.A <br> Tel: <1> (408) 382-7500, Fax: <1> (408) 382-7501

Renesas Technology Europe Limited
Dukes Meadow, Millboard Road, Bourne End, Buckinghamshire, SL8 5FH, U.K
Tel: <44> (1628) 585-100, Fax: <44> (1628) 585-900
Renesas Technology (Shanghai) Co., Ltd.
Unit 204, 205, AZIACenter, No. 1233 Lujiazui Ring Rd, Pudong District, Shanghai, China 200120
Tel: <86> (21) 5877-1818, Fax: <86> (21) 6887-7858/7898
Renesas Technology Hong Kong Ltd.
7th Floor, North Tower, World Finance Centre, Harbour City, Canton Road, Tsimshatsui, Kowloon, Hong Kong
Tel: <852> 2265-6688, Fax: <852> 2377-3473

## Renesas Technology Taiwan Co., Ltd

10th Floor, No.99, Fushing North Road, Taipei, Taiwan
Tel: <886> (2) 2715-2888, Fax: <886> (2) 3518-3399
Renesas Technology Singapore Pte. Ltd.
1 Harbour Front Avenue, \#06-10, Keppel Bay Tower, Singapore 098632
Tel: <65>6213-0200, Fax: <65>6278-8001
Renesas Technology Korea Co., Ltd.
Kukje Center Bldg. 18th FI., 191, 2-ka, Hangang-ro, Yongsan-ku, Seoul 140-702, Korea
Tel: <82> (2) 796-3115, Fax: <82> (2) 796-2145

## Renesas Technology Malaysia Sdn. Bhd

Unit 906, Block B, Menara Amcorp, Amcorp Trade Centre, No. 18, Jln Persiaran Barat, 46050 Petaling Jaya, Selangor Darul Ehsan, Malaysia Tel: <603> 7955-9390, Fax: <603> 7955-9510
$\square$

