2M x 32Bit x 4 Banks Mobile SDRAM in 90FBGA

FEATURES

- 3.0V & 3.3V power supply.
- · LVCMOS compatible with multiplexed address.
- · Four banks operation.
- MRS cycle with address key programs.
 - -. CAS latency (1, 2 & 3).
 - -. Burst length (1, 2, 4, 8 & Full page).
 - -. Burst type (Sequential & Interleave).
- · EMRS cycle with address key programs.
- · All inputs are sampled at the positive going edge of the system clock.
- · Burst read single-bit write operation.
- · Special Function Support.
 - -. PASR (Partial Array Self Refresh).
 - -. Internal TCSR (Temperature Compensated Self Refresh)
- · DQM for masking.
- · Auto refresh.
- · 64ms refresh period (4K cycle).
- Commercial Temperature Operation (-25°C ~ 70°C).
- Extended Temperature Operation (-25°C ~ 85°C).
- · 2Chips DDP 90Balls FBGA with 0.8mm ball pitch
- (-MXXX : Leaded, -EXXX : Lead Free).

GENERAL DESCRIPTION

The K4M563233E is 268,435,456 bits synchronous high data rate Dynamic RAM organized as 4 x 2,097,152 words by 32 bits, fabricated with SAMSUNG's high performance CMOS technology. Synchronous design allows precise cycle control with the use of system clock and I/O transactions are possible on every clock cycle. Range of operating frequencies, programmable burst lengths and programmable latencies allow the same device to be useful for a variety of high bandwidth and high performance memory system applications.

Part No.	Max Freq.	Interface
K4M563233E-M(E)E/N/G/C/L/F75	133MHz(CL=3)	
K4M563233E-M(E)E/N/G/C/L/F80	125MHz(CL=3)	LVCMOS

- M(E)E/N/G : Normal / Low / Low Power, Extended Temperature(-25°C ~ 85°C)

- M(E)C/L/F : Normal / Low / Low Power, Commercial Temperature(-25°C ~ 70°C)

NOTES :

1. In case of 40MHz Frequency, CL1 can be supported.

K4M563233E-M(E)E/N/G/C/L/F1H

K4M563233E-M(E)E/N/G/C/L/F1L

2. Samsung shall not offer for sale or sell either directly or through and third-party proxy, and DRAM memory products that include "Multi-Die Plastic DRAM" for use as components in general and scientific computers such as, by way of example, mainframes, servers, work stations or desk top computers for the first three years of five year term of this license. Nothing herein limits the rights of Samsung to use Multi-Die Plastic DRAM in other products or other applications under paragrangh such as mobile, telecom or non-computer application(which include by way of example laptop or notebook computers, cell phones, televisions or visual monitors) Violation may subject the customer to legal claims and also excludes any warranty against infringement from Samsung."

105MHz(CL=2)

105MHz(CL=3)*1

3. Samsung are not designed or manufactured for use in a device or system that is used under circumstance in which human life is potentially at stake. Please contact to the memory marketing team in samsung electronics when considering the use of a product contained herein for any specific purpose, such as medical, aerospace, nuclear, military, vehicular or undersea repeater use.




Package


90 FBGA Leaded (Lead Free)

ORDERING INFORMATION

FUNCTIONAL BLOCK DIAGRAM









February 2004

ABSOLUTE MAXIMUM RATINGS

Parameter	Symbol	Value	Unit
Voltage on any pin relative to Vss	Vin, Vout	-1.0 ~ 4.6	V
Voltage on VDD supply relative to Vss	Vdd, Vddq	-1.0 ~ 4.6	V
Storage temperature	Тѕтс	-55 ~ +150	°C
Power dissipation	PD	1.0	W
Short circuit current	los	50	mA

NOTES:

Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded.

Functional operation should be restricted to recommended operating condition.

Exposure to higher than recommended voltage for extended periods of time could affect device reliability.

DC OPERATING CONDITIONS

Recommended operating conditions (Voltage referenced to Vss = 0V, TA = -25 to 85°C for Extended, -25 to 70°C for Commercial)

Parameter	Symbol	Min	Тур	Max	Unit	Note
Supply voltage	Vdd	2.7	3.0	3.6	V	
Supply vollage	Vddq	2.7	3.0	3.6	V	
Input logic high voltage	Vін	2.2	3.0	Vddq + 0.3	V	1
Input logic low voltage	VIL	-0.3	0	0.5	V	2
Output logic high voltage	Vон	2.4	-	-	V	Іон = -2mA
Output logic low voltage	Vol	-	-	0.4	V	IOL = 2mA
Input leakage current	L	-10	-	10	uA	3

NOTES :

1. VIH (max) = 5.3V AC.The overshoot voltage duration is \leq 3ns.

2. VIL (min) = -2.0V AC. The undershoot voltage duration is \leq 3ns.

3. Any input $0V \le VIN \le VDDQ$.

Input leakage currents include Hi-Z output leakage for all bi-directional buffers with tri-state outputs.

4. Dout is disabled, $0V \le VOUT \le VDDQ$.

CAPACITANCE (VDD = 3.0V & 3.3V, TA = 23°C, f = 1MHz, VREF = 0.9V ± 50 mV)

Pin	Symbol	Min	Мах	Unit	Note
Clock	CCLK	3.0	8.0	pF	
RAS, CAS, WE, CS, CKE	CIN	3.0	8.0	pF	
DQM	CIN	1.5	4.0	pF	
Address	CADD	3.0	8.0	pF	
DQ0 ~ DQ31	Соит	3.0	6.5	pF	



DC CHARACTERISTICS

Recommended operating conditions (Voltage referenced to Vss = 0V, TA = -25 to 85°C for Extended, -25 to 70°C for Commercial)

			•			Versio	n	11	N																							
Parameter	Symbol	lest	Conditio	'n	-75/-80	-1H	-1L	Unit	Note																							
Operating Current (One Bank Active)	ICC1	Burst length = 1 trc \ge trc(min) lo = 0 mA			150	150) 140	mA	1																							
Precharge Standby Current	ICC2P	CKE ≤ VIL(max), tcc =	: 10ns			1.2																										
in power-down mode	Icc2PS	CKE & CLK ≤ VIL(max	k), tcc = a	ø		1.2		mA																								
Precharge Standby Current	ICC2N	CKE ≥ VIH(min), \overline{CS} ≥ Input signals are char				20		mA																								
in non power-down mode	ICC2NS	$CKE \ge VH(min), CLK$ Input signals are stable		x), tcc = ∞		10		ma																								
Active Standby Current	ІссзР	CKE ≤ VIL(max), tcc =	: 10ns			mA																										
in power-down mode	Icc3PS	CKE & CLK ≤ VIL(max	x), tcc = a	Ø		8		mA																								
Active Standby Current	ІссзN	CKE ≥ VIH(min), \overline{CS} ≥ Input signals are char				45		mA																								
in non power-down mode (One Bank Active)	Icc3NS	$CKE \ge VH(min), CLK$ Input signals are stable		x), tcc = ∞	40			mA																								
Operating Current (Burst Mode)	Icc4	lo = 0 mA Page burst 4Banks Activated tccD = 2CLKs			190	160) 160	mA	1																							
Refresh Current	Icc5	$t_{RC} \ge t_{RC}(min)$			320	300	290	mA	2																							
				-E/C		2000			4																							
				-N/L			uA	5																								
Calf Defrech Current	loof	CKE ≤ 0.2V		Internal TCSR	Max 4	0 1	Max 85/70	°C	3																							
Self Refresh Current	Icc6		-G/F	-G/F	-G/F	-G/F	-G/F	-G/F	-G/F	-G/F	-G/F	-G/F	-G/F	-G/F	-G/F	-G/F	-G/F	-G/F	-G/F	-G/F	-G/F	-G/F	-G/F	-G/F	-G/F	-G/F	4Banks	700		1100		
																											-6/F	-G/F	-G/F	-G/F	-6/P	-0/F
				1Bank	550		800																									

NOTES:

1. Measured with outputs open.

2. Refresh period is 64ms.

3. Internal TCSR can be supported.

In commercial Temp : Max 40°C/Max 70°C, In extended Temp : Max 40°C/Max 85°C

4. K4M563233E-M(E)E/C**

5. K4M563233E-M(E)N/L**

6. K4M563233E-M(E)G/F**

7. Unless otherwise noted, input swing level is CMOS(VIH /VIL=VDDQ/VSSQ).



AC OPERATING TEST CONDITIONS (VDD = 2.7V ~ 3.6V, TA = -25 to 85°C for Extended, -25 to 70°C for Commercial)

Parameter	Value	Unit
AC input levels (Vih/Vil)	2.4 / 0.4	V
Input timing measurement reference level	1.4	V
Input rise and fall time	tr/tf = 1/1	ns
Output timing measurement reference level	1.4	V
Output load condition	See Figure 2	




Figure 2. AC Output Load Circuit



OPERATING AC PARAMETER

(AC operating conditions unless otherwise noted)

Parameter		Symbol		Vers	sion		Unit	Note
Farameter		Symbol	-75	-80	-1H	-1L	Onit	Note
Row active to row active del	ay	trrd(min)	15	16	19	19	ns	1
RAS to CAS delay		trcd(min)	19	19	19	24	ns	1
Row precharge time		tRP(min)	19	19	19	24	ns	1
Dave active time		tras(min)	45	48	50	60	ns	1
Row active time		tRAS(max)		1(us			
Row cycle time		tRC(min)	64	67	ns	1		
Last data in to row precharg	e	tRDL(min)		2	CLK	2		
Last data in to Active delay		tDAL(min)		tRDL	-	3		
Last data in to new col. addr	ess	tcol(min)		1		CLK	2	
Last data in to burst stop		tBDL(min)		1	CLK	2		
Col. address to col. address	delay	tccd(min)		1	CLK	4		
Number of valid output	CA	S latency=3		2				
Number of valid output	CA	S latency=2		1		ea	5	
Number of valid output	CA	S latency=1		-	0	1		

NOTES:

1. The minimum number of clock cycles is determined by dividing the minimum time required with clock cycle time and then rounding off to the next higher integer.

2. Minimum delay is required to complete write.

3. Minimum tRDL=2CLK and tDAL(= tRDL + tRP) is required to complete both of last data write command(tRDL) and precharge command(tRP).

4. All parts allow every cycle column address change.

5. In case of row precharge interrupt, auto precharge and read burst stop.



Paramete		Symbol	-7	75	-8	30	-1	н	-1	IL	Unit	Note
Paramete	r	Symbol	Min	Max	Min	Мах	Min	Max	Min	Мах	Unit	Note
CLK cycle time	CAS latency=3	tcc	7.5		8.0		9.5		9.5			
CLK cycle time	CAS latency=2	tcc	9.5	1000	9.5	1000	9.5	1000	12	1000	ns	1
CLK cycle time	CAS latency=1	tcc	-		-		-		25			
CLK to valid output delay	CAS latency=3	tsac		5.4		6		7		7		
CLK to valid output delay	CAS latency=2	tsac		7		7		7		8	ns	1,2
CLK to valid output delay	CAS latency=1	tsac		-		-		-		20		
Output data hold time	CAS latency=3	toн	2.5		2.5		2.5		2.5			
Output data hold time	CAS latency=2	toн	2.5		2.5		2.5		2.5		ns	2
Output data hold time	CAS latency=1	toн	-		-		-		2.5			
CLK high pulse width		tсн	2.5		2.5		3.0		3.0		ns	3
CLK low pulse width		tCL	2.5		2.5		3.0		3.0		ns	3
Input setup time		tss	2.0		2.0		2.5		2.5		ns	3
Input hold time		tsн	1.0		1.0		1.5		1.5		ns	3
CLK to output in Low-Z		tslz	1		1		1		1		ns	2
	CAS latency=3			5.4		6		7		7		
CLK to output in Hi-Z	CAS latency=2	2 tsHz		7		7		7		8	ns	
	CAS latency=1			-		-		-		20	1	

AC CHARACTERISTICS (AC operating conditions unless otherwise noted)

NOTES :

1. Parameters depend on programmed CAS latency.

2. If clock rising time is longer than 1ns, (tr/2-0.5)ns should be added to the parameter.

3. Assumed input rise and fall time (tr & tf) = 1ns.

If tr & tf is longer than 1ns, transient time compensation should be considered,

i.e., [(tr + tf)/2-1]ns should be added to the parameter.



SIMPLIFIED TRUTH TABLE

C	OMMAND		CKEn-1	CKEn	cs	RAS	CAS	WE	DQM	BA0,1	A10/AP	A11, A9 ~ A0	Note		
Register	Mode Regis	ter Set	Н	Х	L	L	L	L	Х		OP COI	DE	1, 2		
	Auto Refres	h	н	Н	L	L	L	н	х		×		3		
Refresh	o. 11	Entry		L	L	L	L		~		~		3		
Kellesh	Self Refresh	Exit	L	н	L	Н	Н	Н	х		x		3		
		LXII			Н	Х	Х	Х	~		~		3		
Bank Active & Ro	w Addr.		н	Х	L	L	Н	Н	Х	V	Row A	Address			
Read &	Auto Precha	arge Disable	н	х	-	Н	L	Н	х	V	L	X X Row Address L Column Address (A0~A8) L Column Address (A0~A8) X L L X X			
Column Address	Auto Precha	arge Enable		^	L	п	L	п	^	v	Н	4, 5			
Write &	Auto Precha	arge Disable		X			-				L	A10/AP A9 ~ A0 OP CODE X X X Row Address L Column Address (A0~A8) L Column H Address (A0~A8) L Column Address (A0~A8) L Column Address (A0~A8) X L X			
Column Address	Auto Precha	arge Enable	Н	Х	L	Н	L	L	Х	V	Н		4, 5		
Burst Stop			Н	Х	L	Н	Н	L	Х		Х	. ,	6		
Precharge	Bank Select	ion	н	х	L	L	Н	L	х	V	L	v			
Flecharge	All Banks		п	^	L	L	п	L	^	Х	Н	A9 ~ A0 DE Address Column Address (A0~A8) Column Address (A0~A8)			
		Entry	н	н	н	L	Н	Х	Х	Х	х				
Clock Suspend o Active Power Dov		Littiy		L	L	V	V	V	^		Х				
		Exit	L	Н	Х	Х	Х	Х	Х						
		Entry	н	L	Н	Х	Х	Х	х						
Precharge Power	Down	Littiy		L	L	Н	Н	н	^		×				
Mode		Exit	L	н	Н	Х	Х	Х	х		~				
		Exit	L		L	V	V	V	^						
DQM			Н			Х			V		Х		7		
No Operation Co	mmand		н	х	Н	Х	Х	Х	х		X				
				~	L	Н	Н	Н	^		~	H (A0~A8) L Column Address (A0~A8) X L X H X X X			

NOTES :

1. OP Code : Operand Code

A0 ~ A11 & BA0 ~ BA1 : Program keys. (@MRS)

2. MRS can be issued only at all banks precharge state.

A new command can be issued after 2 CLK cycles of MRS.

3. Auto refresh functions are the same as CBR refresh of DRAM. The automatical precharge without row precharge command is meant by "Auto". Auto/self refresh can be issued only at all banks precharge state. Partial self refresh can be issued only after setting partial self refresh mode of EMRS.

4. BA0 ~ BA1 : Bank select addresses.

5. During burst read or write with auto precharge, new read/write command can not be issued. Another bank read/write command can be issued after the end of burst. New row active of the associated bank can be issued at tRP after the end of burst.

6. Burst stop command is valid at every burst length.

7. DQM sampled at the positive going edge of CLK masks the data-in at that same CLK in write operation (Write DQM latency is 0), but in read operation, it makes the data-out Hi-Z state after 2 CLK cycles. (Read DQM latency is 2).



(V=Valid, X=Don't Care, H=Logic High, L=Logic Low)

A. MODE REGISTER FIELD TABLE TO PROGRAM MODES

Register Programmed with Normal MRS

Address	BA0 ~ BA1	A11 ~ A10/AP	A9 *2	A8	A7	A6	A5	A4	A3	A2	A1	A0
Function	"0" Setting for Normal MRS	RFU ^{*1}	W.B.L	Test I	Mode	CA	AS Later	псу	BT	Bu	ırst Lenç	gth

Normal MRS Mode

		Test Mode		CA	S Late	ency		Burst	Туре	Burst Length					
A8	A7	Туре	A6	A5	A4	Latency	A3		Туре		A1	A0	BT=0	BT=1	
0	0	Mode Register Set	0	0	0	Reserved	0	Se	Sequential		0	0	1	1	
0	1	Reserved	0	0	1	1	1	Int	Interleave		0	1	2	2	
1	0	Reserved	0	1	0	2	l	Mode \$	Select	0	1	0	4	4	
1	1	Reserved	0	1	1	3	BA1	BA0	Mode	0	1	1	8	8	
	Write	rite Burst Length		0	0	Reserved				1	0	0	Reserved	Reserved	
A9		Length	1	0	1	Reserved	0	0	Setting for Nor-	1	0	1	Reserved	Reserved	
0		Burst	1	1	0	Reserved	J	U	mal MRS	1	1	0	Reserved	Reserved	
1	1	Single Bit	1 1 1 Reserved				1	1	1	Full Page	Reserved				

Full Page Length x32 : 256Mb(512)

Register Programmed with Extended MRS

Address	BA1	BA0	A11 ~ A10/AP	A9	A8	A7	A6	A5	A4	A3	A2	A1	A0
Function	Mode	Select		RFU ^{*1}			D	S	RF	"U ^{*1}		PASR	

EMRS for PASR(Partial Array Self Ref.) & DS(Driver Strength)

		Mode Selec	t			Driv	/er Stre	ength	PASR					
BA1	BA0	Mode				A5	Driv	er Strength	A2	A1	A0	# of Banks		
0	0	No	rmal MRS		0	0		Full	0	0	0	4 Banks		
0	1	Reserved				1		1/2	0	0	1	2 Banks		
1	0	EMRS for Mobile SDRAM			1	0	F	Reserved	0	1	0	1 Bank		
1	1	R	1	1	F	Reserved	0	1	1	Reserved				
	Reserved Address										0	Reserved		
A11~A	A11~A10/AP A9 A8 A					A7 A4		4 A3		0	1	Reserved		
0		0 0 0		0	0		0	1	1	0	Reserved			
			ů v		-		-	5	1	1	1	Reserved		

NOTES:


RFU(Reserved for future use) should stay "0" during MRS cycle.
If A9 is high during MRS cycle, "Burst Read Single Bit Write" function will be enabled.



Partial Array Self Refresh

1. In order to save power consumption, Mobile SDRAM has PASR option.

2. Mobile SDRAM supports 3 kinds of PASR in self refresh mode : 4 Banks(256Mb), 2 Banks(128Mb) and 1 Bank(64Mb).



Temperature Compensated Self Refresh

1. In order to save power consumption, Mobile-DRAM includes the internal temperature sensor and control units to control the self refresh cycle automatically according to the two temperature range : Max 40 °C and Max 85 °C(for Extended), Max 70 °C(for Commercial).

2. If the EMRS for external TCSR is issued by the controller, this EMRS code for TCSR is ignored.

Temperature Range	- E/C	N1/1		Unit			
	- E/C	-N/L	4 Banks	2 Banks	1 Bank		
Max 85/70 °C	2000	1100	1100	900	800	uA	
Max 40 °C	2000	1100	700 600 55		550	uA	

B. POWER UP SEQUENCE

- 1. Apply power and attempt to maintain CKE at a high state and all other inputs may be undefined.
- Apply VDD before or at the same time as VDDQ.
- 2. Maintain stable power, stable clock and NOP input condition for a minimum of 200us.
- 3. Issue precharge commands for all banks of the devices.
- 4. Issue 2 or more auto-refresh commands.
- 5. Issue a mode register set command to initialize the mode register.
- 6. Issue a extended mode register set command to define DS or PASR operating type of the device after normal MRS.

EMRS cycle is not mandatory and the EMRS command needs to be issued only when DS or PASR is used.

The default state without EMRS command issued is the full driver strength and all 4 banks refreshed.

The device is now ready for the operation selected by EMRS.

For operating with DS or PASR, set DS or PASR mode in EMRS setting stage.

In order to adjust another mode in the state of DS or PASR mode, additional EMRS set is required but power up sequence is not needed again at this time. In that case, all banks have to be in idle state prior to adjusting EMRS set.



C. BURST SEQUENCE

1. BURST LENGTH = 4

Initial A	ddress		Sociu	ential		Interleave						
A1	A0	•	Jequ	entiai								
0	0	0	1	2	3	0	1	2	3			
0	1	1	2	3	0	1	0	3	2			
1	0	2	3	0	1	2	3	0	1			
1	1	3	0	1	2	3	2	1	0			

2. BURST LENGTH = 8

Init		Sequential								Interleave								
A2	A1	A0	Ī			ocqu	entiai			interieave								
0	0	0	0	1	2	3	4	5	6	7	0	1	2	3	4	5	6	7
0	0	1	1	2	3	4	5	6	7	0	1	0	3	2	5	4	7	6
0	1	0	2	3	4	5	6	7	0	1	2	3	0	1	6	7	4	5
0	1	1	3	4	5	6	7	0	1	2	3	2	1	0	7	6	5	4
1	0	0	4	5	6	7	0	1	2	3	4	5	6	7	0	1	2	3
1	0	1	5	6	7	0	1	2	3	4	5	4	7	6	1	0	3	2
1	1	0	6	7	0	1	2	3	4	5	6	7	4	5	2	3	0	1
1	1	1	7	0	1	2	3	4	5	6	7	6	5	4	3	2	1	0

