

SANYO Semiconductors **DATA SHEET**

LA6242H —

Monolithic Linear IC

For CD Player

Four-Channel Bridge Driver

Overview

The LA6242H is a four-channel motor driver IC for home and car CD players. It provides a pin for switching the channel 1 input.

Functions and Features

- Four bridge-connected (BTL) power amplifier circuits
- Io max: 1A
- Built-in level shifter circuits
- Muting circuit (on/off control for all outputs)
- High output voltage (dynamic range): 6.5V (typical, channel 1 only)
- Built-in input operational amplifier (channel 1 only)
- Channel 1 input operational amplifier switching function
- Built-in regulator that uses an external PNP transistor and is set by the value of an external resistor.

Specifications

Maximum Ratings at Ta = 25°C

Parameter	Symbol	Conditions		Ratings	Unit
Supply voltage	V _{CC} S		*1	14	V
	V _{CC} P*	V _{CC} P1, V _{CC} P2	*1	14	٧
Allowable power dissipation	Pd max	Independent IC		0.8	W
		Mounted on the specified PCB	*2	1.8	W
Maximum input voltage	V _{IN} B			13	V
Maximum output current	I _O max	Each output		1	Α
MUTE pin voltage	VMUTE			13	V
Operating temperature	Topr			-30 to +85	°C
Storage temperature	Tstg			-55 to +150	°C

Note *1: All of the power supply pins, V_{CC}S, V_{CC}P1, and V_{CC}P2, must be connected to the power supply system externally to the IC.

- Any and all SANYO Semiconductor Co.,Ltd. products described or contained herein are, with regard to "standard application", intended for the use as general electronics equipment (home appliances, AV equipment, communication device, office equipment, industrial equipment etc.). The products mentioned herein shall not be intended for use for any "special application" (medical equipment whose purpose is to sustain life, aerospace instrument, nuclear control device, burning appliances, transportation machine, traffic signal system, safety equipment etc.) that shall require extremely high level of reliability and can directly threaten human lives in case of failure or malfunction of the product or may cause harm to human bodies, nor shall they grant any guarantee thereof. If you should intend to use our products for applications outside the standard applications of our customer who is considering such use and/or outside the scope of our intended standard applications, please consult with us prior to the intended use. If there is no consultation or inquiry before the intended use, our customer shall be solely responsible for the use.
- Specifications of any and all SANYO Semiconductor Co.,Ltd. products described or contained herein stipulate the performance, characteristics, and functions of the described products in the independent state, and are not guarantees of the performance, characteristics, and functions of the described products as mounted in the customer's products or equipment. To verify symptoms and states that cannot be evaluated in an independent device, the customer should always evaluate and test devices mounted in the customer's products or equipment.

SANYO Semiconductor Co., Ltd.

TOKYO OFFICE Tokyo Bldg., 1-10, 1 Chome, Ueno, Taito-ku, TOKYO, 110-8534 JAPAN

^{*2:} Mounted on the specified PCB (114.3mm \times 76.1mm \times 1.6mm, glass epoxy)

LA6242H

Recommended Operating Conditions at Ta = 25°C

Parameter	Symbol	Conditions	Ratings	Unit
Supply voltage	V _{CC}		5 to 13	V

$\textbf{Electrical Characteristics} \ at \ Ta = 25 ^{\circ}C, V_{CC}S = V_{CC}P1 = V_{CC}P2 = 8 \ V, \ VREF = 2.5 \ V, \ MUTE = 5 \ V.$

Parameter Symbol Conditions		Conditions		Ratings		Unit	
1 drameter	·		min	typ	max		
Overall				T	T		
Quiescent current 1	I _{CC} -ON	All channel outputs on, MUTE pin: high		30	45	mA	
Quiescent current 2	I _{CC} -OFF	All channel outputs off, MUTE pin: low		5	10	mA	
Muting function on voltage	V _{MUTE} -ON	MUTE *1	2			V	
Muting function off voltage	V _{MUTE} -OFF	MUTE *1			0.5	V	
BTL Amplifier (Channel 1) (Output A	mplifier Block)						
Input amplifier offset voltage	VOFF_OP-AM P	Channel 1, input operational amplifiers A and B	-50		+50	mV	
Output voltage	V _O 1	$R_L = 8\Omega *2$	6.2	6.5		V	
I/O gain	VG1	*3	5.4	6	6.6	Times	
Slew rate	SR1	With the amplifier operating independently, twice the value measured between outputs *3,*4		0.5		V/µs	
Input Operational Amplifier				•	•		
Output offset voltage	V _{OFF} 1	Input operational amplifiers A and B	-10		+10	mV	
OP-AMP_SINK	OP_SINK	Input operational amplifier sink current	2			mA	
OP-AMP_SOURCE	OP_SOURCE	Input operational amplifier source current	300	500		μΑ	
Input Operational Amplifier Switching							
Input amplifier switching voltage 1	V _{IN} 1-SW	Channel 1, with input operational amplifier B selected *5			0.5	V	
Input amplifier switching voltage 2	V _{IN} 1-SW	Channel 1, with input operational amplifier A selected *5	2			V	
BTL Amplifier (Channels 2 to 4) (Ou	tput Amplifier Block			•	•		
Output offset voltage	V _{OFF} 2	Between the + and - outputs for each channel	-50		+50	mV	
Output voltage	V _O 2	$R_L = 8\Omega$, between the + and - outputs for each channel *2	5	5.4		V	
I/O gain	VG2		5.4	6	6.6	Multiplier	
Slew rate	SR2	Amplifier independently, twice the value measured between outputs *3,*4		0.5		V/µs	
Regulator Voltage							
VREG output voltage	VREG	*6	1.21	1.26	1.31	V	
REG-IN sink current	REG-IN-SINK	The base current of the external PNP transistor	5	10		mA	
Line regulation	ΔV _O LN	$6V \le V_{CC} \le 12V, I_O = 200mA$		20	150	mV	
Load regulation	ΔV _O LD	5mA ≤ I _O ≤ 200mA		50	200	mV	

Note *1: When the MUTE pin is high, the outputs will be on, and when low, the outputs will be off. (In the amplifier output off state, the outputs are in the high-impedance state.) This operation applies to all channels.

^{*2:} The voltage across the load terminals when an 8Ω load is connected across the outputs. With the input either high or low. With the output in the saturated state.

^{*3:} The channel 1 input operational amplifier has a 0dB gain, i.e. it is a buffer amplifier.


^{*4:} Design guarantee value


^{*5:} When V_{IN}1-SW is high, operational amplifier A operates, and when low, operational amplifier B operates.

^{*6}: For testing, short the REGOUT to the collector of the external pnp transistor.


Package Dimensions

unit: mm 3234B





Block Diagram



LA6242H

Pin Functions

Pin No.	Symbol	Pin description
1	V _{IN} 1-A	Channel 1 input amplifier A inverting input
2	V _{IN} 1+A	Channel 1 input amplifier A noninverting input
3	V _{CC} P1	Channels 1 and 2: power stage power supply
4	V _O 1+	Channel 1 output (+)
5	V _O 1-	Channel 1 output (-)
6	V _O 2+	Channel 2 output (+)
7	V _O 2-	Channel 2 output (-)
8	V _O 3+	Channel 3 output (+)
9	V _O 3-	Channel 3 output (-)
10	V _O 4+	Channel 4 output (+)
11	V _O 4-	Channel 4 output (-)
12	V _{CC} P2	Channels 3 and 4: power stage power supply
13	V _{IN} 4	Channel 4 input
14	V _{IN} 4G	Channel 4 input (gain adjustment)
15	V _{IN} 3	Channel 3 input
16	V _{IN} 3G	Channel 3 input (gain adjustment)
17	V _{IN} 2	Channel 2 input
18	V _{IN} 2G	Channel 2 input (gain adjustment)
19	REGIN	Base connection of external PNP transistor
20	REGOUT	Regulator error amplifier input (+)
21	V _{CC} S	Signal system power supply
22	VREFIN	Reference voltage input
23	MUTE	Output on/off control
24	V _{IN} 1-SW	Channel 1 input operational amplifier switching
25	SGND	Signal system ground
26	V _{IN} 1+B	Channel 1 amplifier B noninverting input
27	V _{IN} 1-B	Channel 1 amplifier B inverting input
28	V _{IN} 1	Channel 1 input and input operational amplifier output

Note: • The center frame (FR) is used as the power system ground (P-GND). Along with the signal system ground (SGND), this level must be the lowest potential in the system.

 $[\]bullet \ \, \text{The V}_{CC}S \ (\text{signal system power supply}), \ V_{CC}P1, \ \text{and } V_{CC}P2 \ (\text{output stage power supplies}) \ \text{must be shorted together externally}.$

LA6242H

Pin Functions

	nctions		D. 1	
Pin No.	Pin name	Symbol	Pin description	Equivalent circuit
1 2 26 27 28	Input (channel 1)	V _{IN} 1-A V _{IN} 1+A V _{IN} 1+B V _{IN} 1-B V _{IN} 1	Inputs The total gain is set by setting the gain of the input amplifier.	V _{CC} S V _{IN1-*} V _{IN1} V _{IN1+*} V _{IN1} V _{IN1+*}
4 5	Output (channel 1)	V ₀ 1+ V ₀ 1-	Channel 1 output	V _{CC} S V _{CC} P V _O 1 SGND
6 7 8 9 10 11	Output (channels 2 to 4)	V ₀ 2+ V ₀ 2- V ₀ 3+ V ₀ 3- V ₀ 4+ V ₀ 4-	Channel 2 to 4 outputs	V _{CC} S V _{CC} P V _O
23	MUTE	MUTE	Controls the on/off states of the corresponding channel output. MUTE = high: Output on MUTE = low: Output off *: When the MUTE pin is open, the outputs will be off. (The same as when the MUTE pin is low.)	V _{CC} S MUTE SGND
24	Channel 1 input amplifier switching	V _{IN} 1-SW	Channel 1 input operational amplifier switching function. Either amplifier A or amplifier B is selected according to the voltage applied to the VIN1-SW pin. High: V _{IN} _A Low: V _{IN} _B	V _{CC} S V _{IN} 1-SW 2kΩ W 2kΩ W 3GND

Continued on next page.

Continued from preceding page.

Pin No.	Pin name	Symbol	Pin description	Equivalent circuit
17 18 15 16 13 14	Input (channels 2 to 4)	V _{IN} 2 V _{IN} 2G V _{IN} 3 V _{IN} 3G V _{IN} 4 V _{IN} 4G	Inputs	V _{IN} G O V _{CC} S O SGND
22	VREF	VREFIN	Reference voltage	VCCS VREFIN 300Ω SGND
19 20	REG	REGIN REGOUT	Regulator block	VCCS REGIN REGOUT SGND

MUTE, V_{IN}1-SW


• Relationship between the MUTE pin and the outputs

MUTE	Outputs			
MOTE	CH1	CH2	CH3	CH4
Н	on			
L	off			

Note *1: When the outputs are off, they are in the high-impedance state. *2: The muting function applies to all channels.

$\bullet~V_{IN}1\text{-SW}$ and the channel 1 input operational amplifier


VIN1_SW	Channel 1 input operational amplifier
Н	AMP_A
L	AMP_B



• Muting


MUTE	Output amplifiers		
L	off		
Н	on		

Overview of the input/output relationship



Note *: Only channel 1 has an added input operational amplifier.

Sample Application Circuit



- SANYO Semiconductor Co.,Ltd. assumes no responsibility for equipment failures that result from using products at values that exceed, even momentarily, rated values (such as maximum ratings, operating condition ranges, or other parameters) listed in products specifications of any and all SANYO Semiconductor Co.,Ltd. products described or contained herein.
- SANYO Semiconductor Co.,Ltd. strives to supply high-quality high-reliability products, however, any and all semiconductor products fail or malfunction with some probability. It is possible that these probabilistic failures or malfunction could give rise to accidents or events that could endanger human lives, trouble that could give rise to smoke or fire, or accidents that could cause damage to other property. When designing equipment, adopt safety measures so that these kinds of accidents or events cannot occur. Such measures include but are not limited to protective circuits and error prevention circuits for safe design, redundant design, and structural design.
- In the event that any or all SANYO Semiconductor Co.,Ltd. products described or contained herein are controlled under any of applicable local export control laws and regulations, such products may require the export license from the authorities concerned in accordance with the above law.
- No part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopying and recording, or any information storage or retrieval system, or otherwise, without the prior written consent of SANYO Semiconductor Co.,Ltd.
- Any and all information described or contained herein are subject to change without notice due to product/technology improvement, etc. When designing equipment, refer to the "Delivery Specification" for the SANYO Semiconductor Co.,Ltd. product that you intend to use.
- Information (including circuit diagrams and circuit parameters) herein is for example only; it is not guaranteed for volume production.
- Upon using the technical information or products described herein, neither warranty nor license shall be granted with regard to intellectual property rights or any other rights of SANYO Semiconductor Co.,Ltd. or any third party. SANYO Semiconductor Co.,Ltd. shall not be liable for any claim or suits with regard to a third party's intellectual property rights which has resulted from the use of the technical information and products mentioned above.

This catalog provides information as of September, 2007. Specifications and information herein are subject to change without notice.