A5841

BiMOS II 8-Bit Serial Input Latched Driver

Discontinued Product

These parts are no longer in production The device should not be purchased for new design applications. Samples are no longer available.

Date of status change: October 31, 2005

Recommended Substitutions:

*For new customers or new applications, refer to the A6841.*

NOTE: For detailed information on purchasing options, contact your local Allegro field applications engineer or sales representative.

Allegro
MicroSystems, Inc.

5841

BiMOS II 8-BIT SERIAL-INPUT, LATCHED DRIVERS

UCN5841A

Dwg. PP-026-1

Note that the UCN5841A (dual in-line package) and UCN5841LW (small-outline IC package) are electrically identical and share a common terminal number assignment.

ABSOLUTE MAXIMUM RATINGS
at 25°C Free-Air Temperature

Output Voltage, V_{CE} . . . . **50 V**
Output Voltage, $V_{CE(sus)}$ . . . . **35 V†**
Logic Supply Voltage Range,
    V_{DD} . . . . **4.5 V to 15 V**
    V_{DD} with Reference to V_{EE} . . . . . **25 V**
Emitter Supply Voltage, V_{EE} . . . . **-20 V**
Input Voltage Range,
    V_{IN} . . . . **-0.3 V to V_{DD} + 0.3 V**
Continuous Output Current,
    I_{OUT} . . . . **500 mA**
Package Power Dissipation,
    P_D . . . . **See Graph**
Operating Temperature Range,
    T_A . . . . **-20°C to +85°C**
Storage Temperature Range,
    T_S . . . . **-55°C to +150°C**

†For inductive load applications.

Caution: CMOS devices have input static protection but are susceptible to damage when exposed to extremely high static electrical charges.

The merging of low-power CMOS logic and bipolar output power drivers permit the UCN5841A, UCN5841LW, and A5841SLW integrated circuits to be used in a wide variety of peripheral power driver applications. Each device has an eight-bit CMOS shift register and CMOS control circuitry, eight CMOS data latches, and eight bipolar current-sinking Darlington output drivers. The 500 mA npn Darlington outputs, with integral transient-suppression diodes, are suitable for use with relays, solenoids, and other inductive loads. All drivers can be operated with a split supply where the negative supply is up to -20 V.

BiMOS II devices have higher data-input rates than the earlier BiMOS circuits. With a 5 V logic supply, they will typically operate at better than 5 MHz. With a 12 V supply, significantly higher speeds are obtained. The CMOS inputs are compatible with standard CMOS and NMOS logic levels. TTL circuits may require the use of appropriate pull-up resistors. By using the serial data output, drivers can be cascaded for interface applications requiring additional drive lines.

The UCN5841A devices are furnished in a standard 18-pin plastic DIP; the UCN5841LW devices are in an 18-lead surface-mountable wide-body SOIC package; the A5841SLW devices are provided in a 20-lead wide-body SOIC package with improved thermal characteristics.

The A5841SLW and UCN5841LW drivers are also available for operation to a temperature of -40°C. To order, change the suffix from 'SLW' to 'ELW', or change the prefix from 'UCN' to 'UCQ'.

FEATURES

■ To 3.3 MHz Data-Input Rate
■ CMOS, NMOS, TTL Compatible Inputs
■ Internal Pull-Up/Pull-Down Resistors
■ Low-Power CMOS Logic and Latches,
■ High-Voltage Current-Sink Outputs
■ Output Transient-Protection Diodes
■ Single or Split Supply Operation
■ DIP or SOIC Packaging
■ Automotive Capable

Always order by complete part number, e.g., **A5841SLW** .

Allegro®
MicroSystems, Inc.

5841
8-BIT SERIAL-INPUT, LATCHED DRIVERS

FUNCTIONAL BLOCK DIAGRAM
('A' Package Shown)

CLOCK ②

SERIAL DATA IN ③

LOGIC GROUND ④

SERIAL-PARALLEL SHIFT REGISTER

LATCHES

V_{DD}

LOGIC SUPPLY ⑤

SERIAL DATA OUT ⑥

STROBE ⑦

OUTPUT ENABLE (ACTIVE LOW) ⑧

MOS
BIPOLAR

⑱ ⑰ ⑯ ⑮ ⑭ ⑬ ⑫ ⑪ ⑩

OUT₁ OUT₂ OUT₃ OUT₄ OUT₅ OUT₆ OUT₇ OUT₈ K

① ⑨ POWER GROUND

$\overline{SUB}$

Dwg. FP-013-2

A5841SLW

POWER GROUND 1 — $\overline{SUB}$
CLOCK 2 — CLK
SERIAL DATA IN 3
GROUND 4
LOGIC SUPPLY 5 — V_{DD}
SERIAL DATA OUT 6
STROBE 7 — ST
OUTPUT ENABLE 8 — $\overline{OE}$
POWER GROUND 9 — $\overline{SUB}$
NO CONNECT. 10 — NC

SHIFT REGISTER
LATCHES

20 OUT₁
19 OUT₂
18 OUT₃
17 OUT₄
16 OUT₅
15 OUT₆
14 OUT₇
13 OUT₈
12 K
11 NO CONNECT.

Dwg. PP-029-3

ALLOWABLE PACKAGE POWER DISSIPATION IN WATTS

18-PIN DIP, RθJA = 60°C/W
20-LEAD SOIC, RθJA = 90°C/W
18-LEAD SOIC, RθJA = 94°C/W

AMBIENT TEMPERATURE IN °C

Dwg. GP-022-4A

## ELECTRICAL CHARACTERISTICS at T_A = +25°C, V_{DD} = 5 V, V_{EE} = 0 V (unless otherwise specified).

Characteristic	Symbol	Test Conditions	Min.	Max.	Unit
			Limits		
Output Leakage Current	I_{CEX}	V_{OUT} = 50 V	—	50	μA
		V_{OUT} = 50 V, T_A = +70°C	—	100	μA
Collector-Emitter	$V_{CE(SAT)}$	I_{OUT} = 100 mA	—	1.1	V
		I_{OUT} = 200 mA	—	1.3	V
		I_{OUT} = 350 mA, V_{DD} = 7.0 V	—	1.6	V
Collector-Emitter	$V_{CE(sus)}$	I_{OUT} = 350 mA, L = 2 mH	35	—	V
Input Voltage	$V_{IN(0)}$		—	0.8	V
	$V_{IN(1)}$	V_{DD} = 12 V	10.5	—	V
		V_{DD} = 10 V	8.5	—	V
		V_{DD} = 5.0 V	3.5	—	V
Input Resistance	R_{IN}	V_{DD} = 12 V	50	—	kΩ
		V_{DD} = 10 V	50	—	kΩ
		V_{DD} = 5.0 V	50	—	kΩ
Supply Current	$I_{DD(ON)}$	All Drivers ON, V_{DD} = 12 V	—	16	mA
		All Drivers ON, V_{DD} = 10 V	—	14	mA
		All Drivers ON, V_{DD} = 5.0 V	—	8.0	mA
	$I_{DD(OFF)}$	All Drivers OFF, V_{DD} = 12 V	—	2.9	mA
		All Drivers OFF, V_{DD} = 10 V	—	2.5	mA
		All Drivers OFF, V_{DD} = 5.0 V	—	1.6	mA
Clamp Diode Leakage Current	I_R	V_R = 50 V	—	50	μA
Clamp Diode Forward Voltage	V_F	I_F = 350 mA	—	2.0	V

5841
# *8-BIT SERIAL-INPUT, LATCHED DRIVERS*

TYPICAL INPUT CIRCUITS

Dwg. EP-010-3

Dwg. EP-010-4A

TYPICAL OUTPUT DRIVER

Dwg. EP-021-8

Dwg. No. A-12,627

TIMING CONDITIONS
(T_A = +25°C, V_{DD} = 5.0 V, Logic Levels are V_{DD} and Ground)

A. Minimum Data Active Time Before Clock Pulse
(Data Set-Up Time) . . . . **75 ns**

B. Minimum Data Active Time After Clock Pulse
(Data Hold Time) . . . . **75 ns**

C. Minimum Data Pulse Width . . . . **150 ns**

D. Minimum Clock Pulse Width . . . . **150 ns**

E. Minimum Time Between Clock Activation and Strobe . . . . **300 ns**

F. Minimum Strobe Pulse Width . . . . **100 ns**

G. Typical Time Between Strobe Activation and
Output Transition . . . . **1.0 µs**

Serial Data present at the input is transferred to the shift register on the logic "0" to logic "1" transition of the CLOCK input pulse. On succeeding CLOCK pulses, the registers shift data information towards the SERIAL DATA OUTPUT. The SERIAL DATA must appear at the input prior to the rising edge of the CLOCK input waveform.

Information present at any register is transferred to its respective latch when the STROBE is high (serial-to-parallel conversion). The latches will continue to accept new data as long as the STROBE is held high. Applications where the latches are bypassed (STROBE tied high) will require that the ENABLE input be high during serial data entry.

When the ENABLE input is high, all of the output buffers are disabled (OFF) without affecting the information stored in the latches or shift register. With the ENABLE input low, the outputs are controlled by the state of the latches.

Allegro®
MicroSystems, Inc.

115 Northeast Cutoff, Box 15036
Worcester, Massachusetts 01615-0036 (508) 853-5000

TRUTH TABLE

Serial Data Input	Clock Input	Shift Register Contents					Serial Data Output	Strobe Input	Latch Contents					Output Enable	Output Contents				
		I_1	I_2	I_3	....	I_8			I_1	I_2	I_3	....	I_8		I_1	I_2	I_3	....	I_8
H	⌐	H	R_1	R_2	....	R_7	R_7												
L	⌐	L	R_1	R_2	....	R_7	R_7												
X	⌐⌐	R_1	R_2	R_3	....	R_8	R_8												
		X	X	X	....	X	X	L	R_1	R_2	R_3	....	R_8						
		P_1	P_2	P_3	....	P_8	P_8	H	P_1	P_2	P_3	....	P_8	L	P_1	P_2	P_3	....	P_8
									X	X	X	....	X	H	H	H	H	....	H

L = Low Logic Level   H = High Logic Level   X = Irrelevant   P = Present State   R = Previous State

5841
8-BIT SERIAL-INPUT, LATCHED DRIVERS

UCN5841A

Dimensions in Inches
(controlling dimensions)

18   10

0.280
0.240

1   0.070
0.045

0.920
0.880

0.100
BSC

9   0.005
MIN

0.210
MAX

0.015
MIN

0.150
0.115

0.022
0.014

0.014
0.008

0.430
MAX

0.300
BSC

Dwg. MA-001-18A in

Dimensions in Millimeters
(for reference only)

18   10

7.11
6.10

1   1.77
1.15

23.37
22.35

2.54
BSC

9   0.13
MIN

5.33
MAX

0.39
MIN

3.81
2.93

0.558
0.356

0.355
0.204

10.92
MAX

7.62
BSC

Dwg. MA-001-18A mm

NOTES: 1. Exact body and lead configuration at vendor's option within limits shown.
2. Lead spacing tolerance is non-cumulative.
3. Lead thickness is measured at seating plane or below.

Allegro® MicroSystems, Inc.

115 Northeast Cutoff, Box 15036
Worcester, Massachusetts 01615-0036 (508) 853-5000

UCN5841LW
Dimensions in Inches
(for reference only)

18   10

0.2992
0.2914

0.020
0.013

1   2   3

0.4625
0.4469

0.050
BSC

0.0125
0.0091

0.419
0.394

0.050
0.016

0° TO 8°

0.0926
0.1043

0.0040 MIN.

Dwg. MA-008-18A in

Dimensions in Millimeters
(controlling dimensions)

18   10

7.60
7.40

0.51
0.33

1   2   3

11.75
11.35

1.27
BSC

0.32
0.23

10.65
10.00

1.27
0.40

0° TO 8°

2.65
2.35

0.10 MIN.

Dwg. MA-008-18A mm

NOTES: 1. Exact body and lead configuration at vendor's option within limits shown.
   2. Lead spacing tolerance is non-cumulative.

www.allegromicro.com

A5841SLW
Dimensions in Inches
(for reference only)

20   11

0.2992
0.2914

0.020   1   2   3   0.050
0.013   0.5118   BSC
                   0.4961

0.0125
0.0091

0.419
0.394

0.050
0.016

0° TO 8°

0.0926
0.1043

0.0040 MIN.

Dwg. MA-008-20 in

Dimensions in Millimeters
(controlling dimensions)

20   11

7.60
7.40

0.51   1   2   3   1.27
0.33   13.00   BSC
                   12.60

0.32
0.23

10.65
10.00

1.27
0.40

0° TO 8°

2.65
2.35

0.10 MIN.

NOTES: 1. Exact body and lead configuration at vendor's option within limits shown.
       2. Lead spacing tolerance is non-cumulative.

Allegro®
MicroSystems, Inc.

115 Northeast Cutoff, Box 15036
Worcester, Massachusetts 01615-0036 (508) 853-5000