Intended primarily to drive high-current, dot matrix 9- and 24-wire printer solenoids, the UCN5829EB serial-input, latched sink driver provides a complete driver function with a minimum external parts count. Included on chip are constant-frequency PWM current control for each output driver, a user-defined output enable timeout, current sensing, and thermal shutdown.


The 9-bit CMOS shift register and latches allow operation with most microprocessor/LSI-based systems. With a 5 V logic supply, these BiMOS devices will operate at data input rates greater than 3.3 MHz. The CMOS inputs cause minimum loading and are compatible with standard CMOS, PMOS, NMOS, and TTL circuits. A CMOS serial data output allows cascade connections in applications requiring additional drive lines as required for 24-wire printheads.

The device features nine open-collector Darlington drivers, each rated at 50 V and 1.6 A. Current-control for each output is provided by an internal current-sensing resistor and a constant-frequency chopper circuit. An external high-side driver can be used to optimize print head performance. It is enabled by an on-chip driver during the output enable timeout. Internal logic sequencing prevents false output operation during power up. Other high-current devices for driving dot matrix printheads are the UDN2961B/W and UDN2962W.

The UCN5829EB is supplied in a 44-lead power PLCC. Its batwing construction provides for maximum package power dissipation in a minimum-area, surface-mountable package.

FEATURES

- 1.6 A Continuous Output Current
- 50 V Minimum Sustaining Voltage
- Internal Current Sensing
- Constant-Frequency PWM Current Control
- Control for External High-Side Driver
- To 3.3 MHz Data Input Rate
- Low-Power CMOS Logic & Latches
- Internal Pull-Ups for TTL Compatibility
- **User-Defined Output Enable Timeout**
- Internal Thermal Shutdown Circuitry



ABSOLUTE MAXIMUM RATINGS

Output Current Voltage, VOUT 50	V
Output Current, I _{OUT(S)}	
(Continuous) 1.6	Α
(Peak) 1.8	A
Logic Supply Voltage, V _{DD} 7.0	٧
Input Voltage Range,	
V _{IN} 0.3 V to V _{DD} + 0.3	٧

Package Power Dissipation,

P_D..... See Graph Operating Temperature Range,

T_A.....-20°C to +85°C Junction Temperature, Tj..... +150°C* Storage Temperature Range,


T_S -55°C to +150°C


* Fault conditions that produce excessive junction temperature will activate device thermal shutdown circuitry. These conditions can be tolerated, but should be avoided.

Caution: This CMOS device has input static protection but is susceptible to damage when exposed to extremely high static electrical charges.

Always order by complete part number: | UCN5829EB | .











TYPICAL INPUT CIRCUITS



TYPICAL OUTPUT DRIVER



Dwg. EP-010-3

ELECTRICAL CHARACTERISTICS at T_A = +25°C, V_{DD} = 5 V, in Test Circuit/Typical Application (unless otherwise noted).

			Limits			
Characteristic	Symbol	Test Conditions	Min.	Тур.	Max.	Units
Output Power Drivers (OUT ₁ thro	ugh OUT ₉) with	V _{REF} ≥4.5 V				
Output Leakage Current	I _{OUT}	V _{OUT} = 50 V	_	1.0	100	μΑ
Output Saturation Voltage	V _{OUT(SAT)}	I _{OUT} = 1.0 A	_	1.0	1.5	V
		I _{OUT} = 1.6 A	_	1.5	1.9	V
Output Sustaining Voltage	V _{OUT(sus)} I _{OUT} = 1.6 A, L = 2.5 mH 50 — —		_	V		
Control Logic			•			
HSD Output Saturation Voltage	V _{CE(SAT)}	I _C = 20 mA	_	0.5	1.0	V
Logic Input Voltage	V _{IN(1)}		3.5	_	5.3	V
	V _{IN(0)}		-0.3	_	0.8	V
Logic Input Current	I _{IN}	$V_{1N} = 5.0 \text{ V}$	_	_	1.0	μΑ
		V _{IN} = 0.8 V	_	-90	-180	μΑ
Reference Input Current	I _{REF}	V _{REF} = 3.0 V	_	500	900	μΑ
Logic Supply Current	I _{DD}	All Drivers OFF	_	15	25	mA
$(V_{REF} = 2.0 V)$		All Drivers ON, No Load	_	55	75	mA
Maximum Clock Frequency	f _{clk}		3.3	5.0	_	MHz
Serial Data Output Voltage	V _{OUT(1)}	I _{OUT} = -200 μA	4.5	4.7	_	V
	V _{OUT(0)}	I _{OUT} = 200 μA	_	250	_	mV
Clock to Serial Data Out Delay	t _{PD}	$C_L = 30 pF$	_	_	300	ns
Thermal Shutdown Temperature	TJ		_	165	_	°C

Continued next page...


ELECTRICAL CHARACTERISTICS at $T_A = +25^{\circ}C$, $V_{DD} = 5 \text{ V}$, in Test Circuit/Typical Application (unless otherwise noted).


			Limits			
Characteristic	Symbol	Test Conditions	Min.	Тур.	Max.	Units
Chopping Characteristics (T _J = +	25°C to +150°C)	with Fast Clamp Diodes				
Enable Timeout	t _{EN}	R_{EN} = 20 kΩ, C_{EN} = 0.01 μF	190	200	210	μs
Chopping Frequency	f _{ch}	$R_C = 20 \text{ k}\Omega, C_C = 250 \text{ pF}$	90	100	110	kHz
Duty Cycle Range	dc	t _{on} / t _{on} + t _{off}	15	_	< 50	%
Chop Current Level	I _{TRIP}	V _{REF} = 2.0 V, f _{ch} < 100 kHz	0.9	1.0	1.1	Α
		V _{REF} = 2.8 V, f _{ch} < 100 kHz	1.26	1.4	1.54	Α
Output Current Control Range	V _{REF}		1.0	_	3.2	V
	I _{TRIP}		0.5	_	1.6	Α
Delay	t _d	I_{TRIP} to $I_{OUT(P)}$, $T_A = +25^{\circ}C$	_	300	500	ns
Chop Inhibit Voltage Range	V _{REF}		4.5	_	V _{DD} + 0.3	V

Negative current is defined as coming out of (sourcing) the specified device terminal.

EXTERNAL HIGH-SIDE DRIVERS


NMOS V_{BB} + 10 V V_{BB} Dwg. EP-027





CHARGE-PUMP CIRCUITRY

TEST CIRCUIT AND TYPICAL APPLICATION




TRUTH TABLE

Serial Data Input	Clock Input	Shift Register Contents*	Serial Data Output	Strobe Input	Latch Contents*	Output Contents*	HSD OUTPUT
Н	7	H R ₁ R ₈	R ₇				
L	7	L R ₁ R ₈	R ₇	н	X	Н	L
Х	1	R ₁ R ₂ R ₉	R ₈				
		X X X	Х	Н	R ₁ R ₂ R ₉		
		P ₁ P ₂ P ₉	P ₈	L	P ₁ P ₂ P ₉	$\bar{P}_1 \ \bar{P}_2 \dots \bar{P}_9$	Н

^{*} Serial Data Output connected to Input₉.

L = Low Logic Level H = High Logic Level X = Irrelevant P = Present State R = Previous State



TIMING CONDITIONS

 T_A = +25°C, Logic Levels are V_{DD} and Ground

A. Minimum Data Active Time Before Clock Pulse (Data Set-Up Time)
B. Minimum Data Active Time After Clock Pulse (Data Hold Time)
C. Minimum Data Pulse Width
D. Minimum Clock Pulse Width
E. Minimum Time Between Clock Activation and Strobe 500 ns
F. Minimum Strobe Pulse Width
G. Enable Timeout, t _{EN} R _{EN} C _{EI}
H. Chop Period*, t _{on} + t _{off}
* Chopping is disabled if V _{REF} is greater than 4.5 V.



APPLICATIONS INFORMATION

The UCN5829EB is designed to drive high-current, 9- or 24-wire (3 devices cascaded) dot matrix impact printer solenoids. The internal CMOS control logic:

- 1) selects the operating channels from a 9- or 24-bit word previously loaded into the shift register,
- 2) controls the peak load current of the output drivers via nine constant-frequency switch-mode current choppers,
 - 3) sets a user-defined print enable time, and
- 4) turns ON an external high-side driver during the print enable interval.

Data present at the SERIAL DATA INPUT is transferred to the shift register on the low-to-high transition of the CLOCK input pulse. The data must appear at the input prior to the rising edge of the clock input waveform. On succeeding clock pulses, the registers shift data information towards the SERIAL DATA OUTPUT. Information present at any register is transferred to its respective latch on the high-to-low transition of the STROBE (serial-to-parallel conversion). Drivers that have a logic high stored in their latch will be enabled for a set time interval ($t_{\rm EN}$) generated by an internal one-shot. The output current is internally sensed and controlled in a fixed-frequency chopper format. Between strobe pulses, a new data word can be clocked in for the next print enable cycle.

PRINT ENABLE TIME

A high-to-low transition of the STROBE input starts an internal one-shot which sets the print enable time (t_{EN}) of the output drivers and the external high-side driver. The print enable time is determined by an external resistor (50 k Ω max) and capacitor (100 pF min) at RC_{EN} as

$$t_{EN} = R_{EN} C_{EN}$$

The print enable time can also be controlled from a microprocessor. In this mode, the internal one-shot is operated as an output disable function. In this mode, R_{EN} and C_{EN} are not used; instead a 10 k Ω series resistor is connected between RC_{EN} and an externally generated output disable pulse. As before, on the high-to-low STROBE transition, the outputs will be enabled. They will remain enabled until a low-to-high logic (\geq 3.3 V) DISABLE transition at RC_{EN} .

When operating in a continuous chopping mode, and neither print enable timeout nor output disable are desired, RC_{EN} should be grounded.

HIGH-SIDE DRIVER

To reduce the current decay time at the end of a print enable cycle, an external high-side driver can be used and controlled by the HIGH-SIDE DRIVER (HSD) output. The HSD is designed to drive an external N-channel MOSFET (with accompanying charge pump circuitry). During the print enable time ($t_{\rm EN}$), the internal high-side driver is OFF, allowing the external high-side driver to be ON. If the external high-side driver is a P-channel device (eliminating the need for charge-pump circuitry), the HSD signal must be inverted for correct operation.

If an external high-side driver is used, an external ground clamp diode is also required.

OUTPUT CURRENT CONTROL

Each of the nine channels consists of a power Darlington sink driver, internal low-value current-sensing resistor, comparator, and an R/S flip-flop. The output current is sensed and controlled independently in each channel by means of a fixed-frequency chopper which sets the flip-flop and allows the output to turn ON. As the current increases in the load it is sensed by the internal sense resistor until the sense voltage equals the trip voltage of the comparator. At this time, the flip-flop is reset and the output is turned OFF. Over the range of $V_{\rm REF} = 1.0 \ {\rm V}$ to $3.2 \ {\rm V}$, the output current trip point is a linear function of the reference voltage:

$$I_{TRIP} = V_{REF}/2$$

To ensure an accurate chop current level, an external 5 k Ω resistor (R_{CV}) is used. The actual load current peak will be slightly higher than the trip point (especially for low-inductance loads) because of the internal logic and switching delays (typically 300 ns). After turn-off, the load current decays, circulating through the load and an external clamp diode. The output driver will stay OFF until the next chop pulse sets the flip-flop, turning ON the output, and allowing load current to rise again. The cycle repeats, maintaining the average printhead current at the desired level.

The chop pulse frequency is determined by an external resistor and capacitor at RC_C :

$$f_{ch} = \frac{1}{2 R_C C_C}$$

To reduce the power supply and ground noise developed when operating nine channels synchronously, the outputs are split into two groups (OUTPUTS 2, 4, 6, 8 and OUTPUTS 1, 3, 5, 7, 9) for chopping pulses.



The chopping function is disabled when $V_{REF} > 4.5 \text{ V}$. To prevent operation at higher than allowable current levels, V_{REF} should not exceed 3.2 V, except to disable the chopping function.

DUTY CYCLE LIMITS

For correct operation of the UCN5829EB, the duty cycle must be between 15% and 50% with 20% to 40% recommended. The lower limit is due to internal lockout circuitry while the upper limit guarantees synchronous operation. The duty cycle (dc) can be calculated as

$$dc = \frac{t_{on}}{t_{on} + t_{off}} \approx \frac{I_{OUT(P)} / I_{OUT(asym)} + v_d / v_c}{1 + v_d / v_c}$$

where $I_{OUT(asym)}$ = the asymptotic current value = v_c/R_L

 v_d = discharge voltage across the load = $V_{HSD} + V_{DIODE}$

 v_c = charge voltage across the load = V_{BB} - $V_{OUT(SAT)}$ - V_{HSD}

For most practical cases, correct operation can be achieved if

$$I_{OUT(asym)} / I_{OUT(P)} > 2.5.$$

GENERAL

For applications with 9-wire printheads, SERIAL DATA OUT should be connected to IN₉. For 24-wire printhead applications, three devices (eight channels per device) are cascaded by connecting SERIAL DATA OUT to the next SERIAL DATA IN.

Each of the CMOS logic inputs have internal pull-up resistors for TTL compatibility.

An external transient-protection flyback diode is required at each output. Fast recovery diodes are recommended to reduce power dissipation in the UCN5829EB. Internal filtering prevents false triggering of the current sense comparator which can be caused by the recovery current spike of the diodes when the outputs turn ON.

The SUPPLY terminal should be well decoupled with a capacitor placed as close as possible to the device. Internal power-ON reset circuitry prevents false output triggering during power up.

Thermal protection circuitry is activated and turns OFF all drivers at a junction temperature of typically +165°C. The thermal shutdown is independent of all other functions. It should not be used as another control input but is intended only to protect the chip from catastrophic failures due to excessive junction temperatures. The output drivers are re-enabled when the junction temperature cools down to approximately +145°C.

TYPICAL APPLICATION

Shown is a typical application with the UCN5829EB controlling a chop current of 1 A through a 3 mH, 9 Ω load. To check the duty cycle and $I_{OUT(asym)}/I_{OUT(P)}$ restrictions

where
$$\begin{aligned} v_d &= V_{HSD} + V_{DIODE} \approx 1.5 + 1.5 = 3 \\ v_c &= V_{BB} - V_{OUT(SAT)} - V_{HSD} = 36 - 1.5 - 1.5 = 33 \\ I_{OUT(asym)} &= v_c / R_L = 33 / 9 = 3.67 \end{aligned}$$
 then
$$\begin{aligned} I_{OUT(asym)} / I_{OUT(P)} &= 3.67 / 1 = 3.67 \end{aligned}$$

The condition of $I_{OUT(asym)}/I_{OUT(P)} > 2.5$ is met and the duty cycle will be within the proscribed limits. The actual duty cycle is


$$dc = \frac{I_{OUT(P)}/I_{OUT(asym)} + v_d/v_c}{1 + v_d/v_c} = \frac{1.0/3.67 + 2.5/33}{1 + 2.5/33} = 32\%$$

For a 50 kHz chopping frequency and a 250 μs print enable time, the remaining component values are

with
$$C_C=250$$
 pF and $C_{EN}=0.01~\mu F$ then $R_C=1/(2~f_{ch}~C_C)=1/(2~x~50~x~10^3~x~250~x~10^{-12})=40~k\Omega$ and $R_{EN}=t_{EN}/~C_{EN}=250~x~10^{-6}/~10~x~10^{-9}=25~k\Omega$

Dimensions in Inches


(controlling dimensions)



- NOTES: 1. Webbed lead frame. Leads 7 through 17 and 29 through 39 are internally one piece.
 - 2. Exact body and lead configuration at vendor's option within limits shown.
 - 3. Lead spacing tolerance is non-cumulative.

Dimensions in Millimeters

(for reference only)



Dwg. MA-005-44A mm

- NOTES: 1. Webbed lead frame. Leads 7 through 17 and 29 through 39 are internally one piece.
 - Exact body and lead configuration at vendor's option within limits shown.
 - 3. Lead spacing tolerance is non-cumulative.

The products described here are manufactured under one or more U.S. patents or U.S. patents pending.

Allegro MicroSystems, Inc. reserves the right to make, from time to time, such departures from the detail specifications as may be required to permit improvements in the performance, reliability, or manufacturability of its products. Before placing an order, the user is cautioned to verify that the information being relied upon is current.

Allegro products are not authorized for use as critical components in life-support devices or systems without express written approval.

The information included herein is believed to be accurate and reliable. However, Allegro MicroSystems, Inc. assumes no responsibility for its use; nor for any infringement of patents or other rights of third parties which may result from its use.

