Active Errata List

- DMA Access Request During Processor LOCK Accesses
- BUSRDY* and Waitstates on Exchange Memory Area
- Floating-point Compare Instruction Followed by OR Instruction

Errata History

Product Release	Errata List
All lot numbers	1, 2, 3

Errata Description

1. DMA Access Request During Processor LOCK Accesses

The error case appears when the DMAREQ* assertion by the DMA unit and the LOCK assertion by the processor occur in the same clock cycle. In this case, if no DMA transfer is performed during the DMA session, the processor only retrieves control on the bus after the DMA time-out has expired. The DMA time-out can be disabled by software. If DMA time-out is disabled and the error case is present, the processor will never retrieve the bus. A reset would be the only way to restart processor in normal activity.

When the error case condition is fulfilled, on the same clock rising edge, DMAGNT* assertion by the processor and internal LOCK sampling by the memory controller are executed. A DMA session is started and at the same time, the LOCK signal is decoded by the MEC. The memory controller generates an internal signal that makes the IU enter a 'hold' mode. The IU remains in 'hold' mode until internal signals are updated through DMAAS assertion or DMA time-out. The external LOCK pin is a direct representation of the IU signal whereas internal LOCK is only effective in the following rising edge of the clock.

Workarounds

Software workaround:

No inactive DMA cycle is performed. At least one DMAAS per DMA cycle.

Hardware workaround:

The DMA unit must decode the LOCK signal so that no DMA request is sent to the processor while a locked cycle is in progress. Insertion of a one-clock-cycle delay on assertion of DMAREQ* when LOCK is active is one way to avoid the above processor behavior.

2. BUSRDY* and Waitstates on Exchange Memory Area

The error appears during exchange memory accesses that use both programmed waitstates and BUSRDY*.

An exchange memory access is only terminated if on the rising edge of SYSCLK that separates the 'waitstate cycle' and the 'end of cycle' the BUSRDY* signal is low.

If BUSRDY* is high and the programmed waitstates are elapsed, the processor remains in a waiting state. It retrieves a nominal behaviour when a bus timeout occurs.

Workarounds

When 'n' waitstates are programmed, generate a 'n+2' SYSCLK cycles length BUSRDY*.

When the programmed waitstates elapse, assert a second pulse of BUSRDY*.





SPARC Processor

TSC695

Errata Sheet

4280D-AERO-07/06



3. Floating-Point Compare Single or Double Instruction followed by specific IU Instruction followed by Floating-Point Store Double Instruction

If a floating-point compare single or double instruction (FCMPS, FCMPES, FCMPD or FCMPED) is immediately followed by one of the OR, ORCC, ORN, ORNCC, SRL, TADDCCTV, Ticc, RDWIM or WRWIM instruction, and the next instruction is a floating-point store double (STDF) of any floating-point register (involved or not in the floating-point compare single or double instruction), the stored floating-point double value is corrupted.

Data corruption happens as follows: the program location of the floating-point compare single or double instruction is written into memory at the effective store address instead of the expected most significant word in the even-numbered floating-point source register.

The floating-point registers involved in the floating-point store double operation are not corrupted, nor any other floating- point register.

The error case appears when any of the four following sequences of instructions is present:

– Case 1:

	FCMPS	%fx,%fy
	IUop(1)	
	STD	%fz,[address]
Case 2:		
	FCMPES	%fx,%fy
	IUop(1)	
	STD	%fz,[address]
Case 3:		
	FCMPD	%fx,%fy
	IUop ⁽¹⁾	
	STD	%fz,[address]
Case 4:		
	FCMPED	%fx,%fy
	IUop ⁽¹⁾	
	STD	%fz,[address]

Note: 1. *IUop* is one of OR, ORcc, ORN, ORNcc, SRL, TADDccTV, Ticc, RDWIM or WRWIM instructions, whatever the operands are.

Workarounds

If direct control over assembly language is possible, simply insert a NOP after the floating-point compare single or double instruction:

_	Case 1:		
		FCMPS	%fx,%fy
		NOP	
		$IUop^{(1)}$	
		STD	%fz,[address]
-	Case 2:		
		FCMPES	%fx,%fy
		NOP	
		$IUop^{(1)}$	
		STD	%f <i>z</i> ,[address]
-	Case 3:		
		FCMPD	%fx,%fy
		NOP	

 IUop⁽¹⁾

 STD
 %fz, [address]

 Case 4:

 FCMPED
 %fx, %fy

 NOP

 IUop⁽¹⁾

 STD
 %fz, [address]

Note: 1. *IUop* is one of OR, ORcc, ORN, ORNcc, SRL, TADDccTV, Ticc, RDWIM or WRWIM instructions, whatever the operands are.

If direct control over assembly language is not possible (high-level programming language such as C), checking of the SPARC binary code against any of the four above mentioned faulty sequences of instructions shall be done using the check program provided by Atmel (see *doc7662.pdf on Atmel web site*).

Although there is a very low likelihood of occurrence with high-level programming languages, customers facing this problem shall contact SPARC hotline (sparc-applab.hotline@nto.atmel.com).





Atmel Corporation

2325 Orchard Parkway San Jose, CA 95131, USA Tel: 1(408) 441-0311 Fax: 1(408) 487-2600

Regional Headquarters

Europe

Atmel Sarl Route des Arsenaux 41 Case Postale 80 CH-1705 Fribourg Switzerland Tel: (41) 26-426-5555 Fax: (41) 26-426-5500

Asia

Room 1219 Chinachem Golden Plaza 77 Mody Road Tsimshatsui East Kowloon Hong Kong Tel: (852) 2721-9778 Fax: (852) 2722-1369

Japan

9F, Tonetsu Shinkawa Bldg. 1-24-8 Shinkawa Chuo-ku, Tokyo 104-0033 Japan Tel: (81) 3-3523-3551 Fax: (81) 3-3523-7581

Atmel Operations

Memory 2325 Orchard Parkway San Jose, CA 95131, USA Tel: 1(408) 441-0311 Fax: 1(408) 436-4314

Microcontrollers 2325 Orchard Parkway San Jose, CA 95131, USA Tel: 1(408) 441-0311 Fax: 1(408) 436-4314

La Chantrerie BP 70602 44306 Nantes Cedex 3, France Tel: (33) 2-40-18-18-18 Fax: (33) 2-40-18-19-60

ASIC/ASSP/Smart Cards Zone Industrielle 13106 Rousset Cedex, France Tel: (33) 4-42-53-60-00 Fax: (33) 4-42-53-60-01

1150 East Cheyenne Mtn. Blvd. Colorado Springs, CO 80906, USA Tel: 1(719) 576-3300 Fax: 1(719) 540-1759

Scottish Enterprise Technology Park Maxwell Building East Kilbride G75 0QR, Scotland Tel: (44) 1355-803-000 Fax: (44) 1355-242-743 *RF/Automotive* Theresienstrasse 2 Postfach 3535 74025 Heilbronn, Germany Tel: (49) 71-31-67-0 Fax: (49) 71-31-67-2340

1150 East Cheyenne Mtn. Blvd. Colorado Springs, CO 80906, USA Tel: 1(719) 576-3300 Fax: 1(719) 540-1759

Biometrics/Imaging/Hi-Rel MPU/ High Speed Converters/RF Datacom Avenue de Rochepleine BP 123 38521 Saint-Egreve Cedex, France Tel: (33) 4-76-58-30-00 Fax: (33) 4-76-58-34-80

Literature Requests www.atmel.com/literature

Disclaimer: The information in this document is provided in connection with Atmel products. No license, express or implied, by estoppel or otherwise, to any intellectual property right is granted by this document or in connection with the sale of Atmel products. EXCEPT AS SET FORTH IN ATMEL'S TERMS AND CONDI-TIONS OF SALE LOCATED ON ATMEL'S WEB SITE, ATMEL ASSUMES NO LIABILITY WHATSOEVER AND DISCLAIMS ANY EXPRESS, IMPLIED OR STATUTORY WARRANTY RELATING TO ITS PRODUCTS INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTY OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT. IN NO EVENT SHALL ATMEL BE LIABLE FOR ANY DIRECT, INDIRECT, CONSEQUENTIAL, PUNTIVE, SPECIAL OR INCIDEN-TAL DAMAGES (INCLUDING, WITHOUT LIMITATION, DAMAGES FOR LOSS OF PROFITS, BUSINESS INTERRUPTION, OR LOSS OF INFORMATION) ARISING OUT OF THE USE OR INABILITY TO USE THIS DOCUMENT, EVEN IF ATMEL HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES. Atmel makes no representations or warranties with respect to the accuracy or completeness of the contents of this document and reserves the right to make changes to specifications and product descriptions at any time without notice. Atmel does not make any commitment to update the information contained herein. Unless specifically providedotherwise, Atmel products are not suitable for, and shall not be used in, automotive applications. Atmel's products are not intended, or warranted for use as components in applications intended to support or sustain life.

© Atmel Corporation 2006. All rights reserved. Atmel[®], logo and combinations thereof, and Everywhere You Are[®] are the trademarks or registered trademarks, of Atmel Corporation or its subsidiaries. Other terms and product names may be trademarks of others.

