


SRIX4K

13.56 MHz short-range contactless memory chip with 4096-bit EEPROM, anticollision and anti-clone functions

Features

- ISO 14443-2 Type B air interface compliant
- ISO 14443-3 Type B frame format compliant
- 13.56 MHz carrier frequency
- 847 kHz subcarrier frequency
- 106 Kbit/second data transfer
- France Telecom proprietary anti-clone function
- 8 bit Chip_ID based anticollision system
- 2 count-down binary counters with automated antitearing protection
- 64-bit Unique Identifier
- 4096-bit EEPROM with Write Protect feature
- READ BLOCK and WRITE BLOCK (32 bits)
- Internal tuning capacitor
- 1million ERASE/WRITE cycles
- 40-year data retention
- Self-timed programming cycle
- 5 ms typical programming time
- Packages
 - ECOPACK® (RoHS compliant)



Contents

1	Desci	ription .	
2	Signa	l descri	iption
		2.0.1	AC1, AC0
3	Data t	transfer	·
	3.1	Input da	ata transfer from the Reader to the SRIX4K (request frame) 9
		3.1.1	Character transmission format for request frame9
		3.1.2	Request start of frame
		3.1.3	Request end of frame10
	3.2	Output	data transfer from the SRIX4K to the Reader (answer frame) 11
		3.2.1	Character transmission format for answer frame
		3.2.2	Answer start of frame
		3.2.3	Answer end of frame
	3.3	Transmi	ission frame
	3.4	CRC .	
4	Memo	ory map	ping
	4.1		ble OTP area
	4.2	32-bit b	inary counters
	4.3	EEPRO	м area
	4.4		area
		4.4.1	OTP_Lock_Reg
		4.4.2	Fixed Chip_ID (Option)
5	SRIX4	4K oper	ation
6	SRIX4	4K state	es
	6.1	POWER	R-OFF state
	6.2	READY	state
	6.3	INVEN	rory state
	6.4	SELEC	TED state
	6.5		ECTED state
	5.5	21011	



	6.6	DEACTIVATED state			
7	Antic	ollision			
	7.1	Description of an anticollision sequence			
8	Anti-c	clone function			
9	SRIX4	4K commands			
	9.1	INITIATE() command 29			
	9.2	PCALL16() command			
	9.3	SLOT_MARKER(SN) command			
	9.4	SELECT(Chip_ID) command 32			
	9.5	COMPLETION() command			
	9.6	RESET_TO_INVENTORY() command 34			
	9.7	READ_BLOCK(Addr) command			
	9.8	WRITE_BLOCK (Addr, Data) command			
	9.9	GET_UID() command			
	9.10	Power-On state			
10	Maxin	num rating			
11	DC ar	nd ac parameters			
12	Packa	age mechanical			
13	Part n	numbering			
Appendix A ISO 14443 Type B CRC calculation					
Appendix B SRIX4K command summary 47					
Revision history					



List of tables

Table 1.	Signal names	
Table 2.	Bit description	10
Table 3.	SRIX4K memory mapping	14
Table 4.	Standard anticollision sequence	25
Table 5.	Command code	28
Table 6.	Absolute maximum ratings	39
Table 7.	Operating conditions	
Table 8.	DC characteristics.	
Table 9.	AC characteristics	40
Table 10.	A3 antenna specification.	
Table 11.	A4 antenna specification.	
Table 12.	A5 antenna specification.	44
Table 13.	Ordering information scheme	45
Table 14.	Document revision history	49



List of figures

Figure 1.	Logic diagram	 7
Figure 2.	Die floor plan.	
Figure 3.	10% ASK modulation of the received wave	 9
Figure 4.	SRIX4K request frame character format.	
Figure 5.	Request start of frame	
Figure 6.	Request end of frame	
Figure 7.	Wave transmitted using BPSK subcarrier modulation	 11
Figure 8.	Answer start of frame	
Figure 9.	Answer end of frame.	
Figure 10.	Example of a complete transmission frame	
Figure 11.	CRC transmission rules	
Figure 12.	Resettable OTP area (addresses 0 to 4)	
Figure 13.	WRITE_BLOCK update in Standard mode (binary format)	
Figure 14.	WRITE_BLOCK update in Reload mode (Binary format)	
Figure 15.	Binary counter (addresses 5 to 6).	
Figure 16.	Count down example (binary format)	
-		
Figure 17.	EEPROM (addresses 7 to 127)	
Figure 18.	System area	
Figure 19.	State transition diagram	
Figure 20.	SRIX4K Chip_ID description.	
Figure 21.	Description of a possible anticollision sequence	
Figure 22.	Example of an anticollision sequence.	
Figure 23.	INITIATE request format.	
Figure 24.	INITIATE response format	
Figure 25.	INITIATE Frame Exchange Between Reader and SRIX4K	
Figure 26.	PCALL16 request format	
Figure 27.	PCALL16 response format	 30
Figure 28.	PCALL16 frame exchange between Reader and SRIX4K	 30
Figure 29.	SLOT_MARKER request format	
Figure 30.	SLOT_MARKER response format	
Figure 31.	SLOT_MARKER frame exchange between Reader and SRIX4K	 31
Figure 32.	SELECT request format	 32
Figure 33.	SELECT Response Format	
Figure 34.	SELECT frame exchange between Reader and SRIX4K	 32
Figure 35.	COMPLETION request format	
Figure 36.	COMPLETION response format	 33
Figure 37.	COMPLETION frame exchange between Reader and SRIX4K	 33
Figure 38.	RESET_TO_INVENTORY request format	 34
Figure 39.	RESET_TO_INVENTORY response format	
Figure 40.	RESET_TO_INVENTORY frame exchange between Reader and SRIX4K.	
Figure 41.	READ_BLOCK request format	
Figure 42.	READ_BLOCK response format.	
Figure 43.	READ_BLOCK frame exchange between Reader and SRIX4K	
Figure 44.	WRITE_BLOCK request format	
Figure 45.	WRITE_BLOCK response format.	
Figure 46.	WRITE_BLOCK frame exchange between Reader and SRIX4K	
Figure 47.	GET_UID request format	
Figure 48.	GET_UID response format	
	— — — — — — — — — — — — — — — — — — — —	

64-bit unique identifier of the SRIX4K	38
GET_UID frame exchange between Reader and SRIX4K	38
SRIX4K synchronous timing, transmit and receive.	41
· ·	
A4 antenna specification	43
A5 antenna specification	44
INITIATE frame exchange between Reader and SRIX4K	47
PCALL16 frame exchange between Reader and SRIX4K	47
SLOT_MARKER frame exchange between Reader and SRIX4K	47
SELECT frame exchange between Reader and SRIX4K	47
COMPLETION frame exchange between Reader and SRIX4K	47
RESET_TO_INVENTORY frame exchange between Reader and SRIX4K	48
READ_BLOCK frame exchange between Reader and SRIX4K	48
WRITE_BLOCK frame exchange between Reader and SRIX4K	48
GET_UID frame exchange between Reader and SRIX4K	48
	64-bit unique identifier of the SRIX4K GET_UID frame exchange between Reader and SRIX4K SRIX4K synchronous timing, transmit and receive A3 antenna specification A4 antenna specification A5 antenna specification INITIATE frame exchange between Reader and SRIX4K PCALL16 frame exchange between Reader and SRIX4K SLOT_MARKER frame exchange between Reader and SRIX4K SELECT frame exchange between Reader and SRIX4K SELECT frame exchange between Reader and SRIX4K RESET_TO_INVENTORY frame exchange between Reader and SRIX4K READ_BLOCK frame exchange between Reader and SRIX4K WRITE_BLOCK frame exchange between Reader and SRIX4K GET_UID frame exchange between Reader and SRIX4K



1 Description

The SRIX4K is a contactless memory, powered by an externally transmitted radio wave. It contains a 4096-bit user EEPROM fabricated with STMicroelectronics CMOS technology. The memory is organized as 128 blocks of 32 bits. The SRIX4K is accessed via the 13.56 MHz carrier. Incoming data are demodulated and decoded from the received Amplitude Shift Keying (ASK) modulation signal and outgoing data are generated by load variation using Bit Phase Shift Keying (BPSK) coding of a 847 kHz subcarrier. The received ASK wave is 10% modulated. The Data transfer rate between the SRIX4K and the reader is 106 Kbit/s in both reception and emission modes.

The SRIX4K follows the ISO 14443-2 Type B recommendation for the radio-frequency power and signal interface.




Figure 1. Logic diagram

The SRIX4K is specifically designed for short range applications that need secure and reusable products. The SRIX4K includes an anticollision mechanism that allows it to detect and select tags present at the same time within range of the reader. The anticollision is based on a probabilistic scanning method using slot markers. The SRIX4K provides an anticlone function which allows its authentication. Using the STMicroelectronics single chip coupler, CRX14, it is easy to design a reader with the authentication capability and to build a system with a high level of security.

AC1	Antenna coil
AC0	Antenna coil



The SRIX4K contactless EEPROM can be randomly read and written in block mode (each block containing 32 bits). The instruction set includes the following ten commands:

- READ_BLOCK
- WRITE_BLOCK
- INITIATE
- PCALL16
- SLOT_MARKER
- SELECT
- COMPLETION
- RESET_TO_INVENTORY
- AUTHENTICATE
- GET_UID

The SRIX4K memory is organized in three areas, as described in *Figure 3*. The first area is a resettable OTP (one time programmable) area in which bits can only be switched from 1 to 0. Using a special command, it is possible to erase all bits of this area to 1. The second area provides two 32-bit binary counters which can only be decremented from FFFF FFFFh to 0000 0000h, and gives a capacity of 4,294,967,296 units per counter. The last area is the EEPROM memory. It is accessible by block of 32 bits and includes an auto-erase cycle during each WRITE_BLOCK command.



i				
	AC0	AC1		
			AI09055	

2 Signal description

2.0.1 AC1, AC0


The pads for the Antenna Coil. AC1 and AC0 must be directly bonded to the antenna.




3 Data transfer

3.1 Input data transfer from the Reader to the SRIX4K (request frame)

The reader must generate a 13.56 MHz sinusoidal carrier frequency at its antenna, with enough energy to "remote-power" the memory. The energy received at the SRIX4K's antenna is transformed into a supply voltage by a regulator, and into data bits by the ASK demodulator. For the SRIX4K to decode correctly the information it receives, the reader must 10% amplitude-modulate the 13.56 MHz wave before sending it to the SRIX4K. This is represented in *Figure 3*. The data transfer rate is 106 Kbits/s.






3.1.1 Character transmission format for request frame

The SRIX4K transmits and receives data bytes as 10-bit characters, with the least significant bit (b_0) transmitted first, as shown in *Figure 4*. Each bit duration, an ETU (Elementary Time Unit), is equal to 9.44 µs (1/106 kHz).

These characters, framed by a Start Of Frame (SOF) and an End Of Frame (EOF), are put together to form a Command Frame as shown in *Figure 10*. A frame includes an SOF, commands, addresses, data, a CRC and an EOF as defined in the ISO 14443-3 Type B Standard. If an error is detected during data transfer, the SRIX4K does not execute the command, but it does not generate an error frame.

Figure 4. SRIX4K request frame character format



57

Bit	Description	Value		
b ₀	Start bit used to synchronize the transmission	b ₀ = 0		
b ₁ to b ₈	Information Byte (command, address or data)	The information byte is sent with the least significant bit first		
b ₉	Stop bit used to indicate the end of a character	b ₉ = 1		


Table 2. Bit description

3.1.2 Request start of frame

The SOF described in *Figure 5* is composed of:

- one falling edge,
- followed by 10 ETUs at logic-0,
- followed by a single rising edge,
- followed by at least 2 ETUs (and at most 3) at logic-1.

Figure 5. Request start of frame




3.1.3 Request end of frame

The EOF shown in *Figure 6* is composed of:

- one falling edge,
- followed by 10 ETUs at logic-0,
- followed by a single rising edge.

Figure 6. Request end of frame



3.2 Output data transfer from the SRIX4K to the Reader (answer frame)

The data bits issued by the SRIX4K use retro-modulation. Retro-modulation is obtained by modifying the SRIX4K current consumption at the antenna (load modulation). The load modulation causes a variation at the reader antenna by inductive coupling. With appropriate detector circuitry, the reader is able to pick up information from the SRIX4K. To improve load-modulation detection, data is transmitted using a BPSK encoded, 847 kHz subcarrier frequency f_s as shown in *Figure 7*, and as specified in the ISO 14443-2 Type B Standard.




Figure 7. Wave transmitted using BPSK subcarrier modulation

3.2.1 Character transmission format for answer frame


The character format is the same as for input data transfer (*Figure 4*). The transmitted frames are made up of an SOF, data, a CRC and an EOF (*Figure 10*). As with an input data transfer, if an error occurs, the reader does not issue an error code to the SRIX4K, but it should be able to detect it and manage the situation. The data transfer rate is 106 Kbits/second.

3.2.2 Answer start of frame

The SOF described in *Figure 8* is composed of:

- followed by 10 ETUs at logic-0
- followed by 2 ETUs at logic-1








3.2.3 Answer end of frame

The EOF shown in Figure 9 is composed of:

- followed by 10 ETUs at logic-0,
- followed by 2 ETUs at logic-1.


Figure 9. Answer end of frame



3.3 Transmission frame

Between the Request data transfer and the Answer data transfer, all ASK and BPSK modulations are suspended for a minimum time of $t_0 = 128/f_S$. This delay allows the reader to switch from Transmission to Reception mode. It is repeated after each frame. After t_0 , the 13.56 MHz carrier frequency is modulated by the SRIX4K at 847 kHz for a period of $t_1 = 128/f_S$ to allow the reader to synchronize. After t_1 , the first phase transition generated by the SRIX4K forms the start bit ('0') of the Answer SOF. After the falling edge of the Answer EOF, the reader waits a minimum time, t_2 , before sending a new Request Frame to the SRIX4K.





3.4 CRC

The 16-bit CRC used by the SRIX4K is generated in compliance with the ISO 14443 Type B recommendation. For further information, please see *Appendix A*. The initial register contents are all 1s: FFFFh.

The two-byte CRC is present in every Request and in every Answer Frame, before the EOF. The CRC is calculated on all the bytes between SOF (not included) and the CRC field.

Upon reception of a Request from a reader, the SRIX4K verifies that the CRC value is valid. If it is invalid, the SRIX4K discards the frame and does not answer the reader.

Upon reception of an Answer from the SRIX4K, the reader should verify the validity of the CRC. In case of error, the actions to be taken are the reader designer's responsibility.

The CRC is transmitted with the Least Significant Byte first and each byte is transmitted with the least significant bit first.

Figure 11.	CRC	transmission	rules
------------	-----	--------------	-------

LSbit	LSByte	MSbit	LSbit	MSByte	MSbit
	CRC 16 (8 bits)			CRC 16 (8 bits)	
				z	ai07667



4 Memory mapping

The SRIX4K is organized as 128 blocks of 32 bits as shown in *Figure 3*. All blocks are accessible by the READ_BLOCK command. Depending on the write access, they can be updated by the WRITE_BLOCK command. A WRITE_BLOCK updates all the 32 bits of the block.

Block Addr	Msb32 bits BlockLsb b ₃₁ b ₂₄ b ₂₃ b ₁₆ b ₁₅ b ₈ b ₇ b ₀	Description		
0	32 bits Boolean Area			
1	32 bits Boolean Area			
2	32 bits Boolean Area	Resettable OTP bits		
3	32 bits Boolean Area			
4	32 bits Boolean Area			
5	32 bits binary counter	Count down		
6	32 bits binary counter	Counter		
7	User Area			
8	User Area			
9	User Area			
10	User Area			
11	User Area	Lockable EEPROM		
12	User Area			
13	User Area			
14	User Area			
15	User Area			
16	User Area			
	User Area	EEPROM		
127	User Area			

Table 3. SRIX4K memory mapping

255 OTP_Lock_Reg ST Reserved Fixed Chip_ID (Option) System OTP bits	
---	--

UID0	64 bits UID Area	ROM
UID1	04 bits OID Alea	I COM


4.1 Resettable OTP area

In this area contains five individual 32-bit Boolean Words (see *Figure 12* for a map of the area). A WRITE_BLOCK command will not erase the previous contents of the block as the Write cycle is not preceded by an Auto Erase cycle. This feature can be used to reset selected bits from 1 to 0. All bits previously at 0 remain unchanged. When the 32 bits of a block are all at 0, the block is empty, and cannot be updated any more. See *Figure 13* and *Figure 14* for examples of the result of the WRITE_BLOCK command in the resettable OTP area.

Block	MSb b31	b24 b23	32-bit Block b16 b15	b8 b7	LSb b0	Description
Address	501	524 525	510 510	00 01	50	
0			32-bit Boolean Area			
1				Desettable		
2			Resettable OTP Bit			
3						
4			32-bit Boolean Area			
						ai07657

Figure 12. Resettable OTP area (addresses 0 to 4)

Figure 13. WRITE_BLOCK update in Standard mode (binary format)



The five 32-bit blocks making up the Resettable OTP area can be erased in one go by adding an Auto Erase cycle to the WRITE_BLOCK command. An Auto Erase cycle is added each time the SRIX4K detects a Reload command. The Reload command is implemented through a specific update of the 32-bit binary counter located at block address 6 (see *Section 4.2: 32-bit binary counters* for details).



FIGURE 14. WRITE_B	-00	∧ up	date		keio	ad n	1006	; (Ы	nary	TOL	nat)					
	b31														b0	
Previous data stored in block	1		1	1	0	1	0	1	1	1	1	1	0	1	1	
Data to be written	1		1	1	1	1	0	1	1	0	0	1	1	1	1	
New data stored in block	1		1	1	1	1	0	1	1	0	0	1	1	1	1	
														а	i07659	

Figure 14. WRITE_BLOCK update in Reload mode (Binary format)

4.2 32-bit binary counters

The two 32-bit binary counters located at block addresses 5 and 6, respectively, are used to count down from 2^{32} (4096 million) to 0. The SRIX4K uses dedicated logic that only allows the update of a counter if the new value is lower than the previous one. This feature allows the application to count down by steps of 1 or more. The initial value in Counter 5 is FFFF FFFEh and is FFFF FFFFh in Counter 6. When the value displayed is 0000 0000h, the counter is empty and cannot be reloaded. The counter is updated by issuing the WRITE_BLOCK command to block address 5 or 6, depending on which counter is to be updated. The WRITE_BLOCK command writes the new 32-bit value to the counter block address. *Figure 16* shows examples of how the counters operate.

The counter programming cycles are protected by automated antitearing logic. This function allows the counter value to be protected in case of power down within the programming cycle. In case of power down, the counter value is not updated and the previous value continues to be stored.

Block Address	MSb b31	b24 b23	32-bit Block b16 b15	b8 b7	LSb b0	Description					
5		32-bit Binary Counter									
6		32-bit Binary Counter									

Figure 15. Binary counter (addresses 5 to 6)



	b31													b0
Initial data	1	1	1	1	1	1	1	1	1	1	1	1	1	1
1-unit decrement	1	1	1	1	1	1	1	1	1	1	1	1	1	0
1-unit decrement	1	1	1	1	1	1	1	1	1	1	1	1	0	1
	· · · ·													
1-unit decrement	1	1	1	1	1	1	1	1	1	1	1	1	0	0
	· · ·		•											
8-unit decrement	1	1	1	1	1	1	1	1	1	1	0	1	0	0
								1						
Increment not allowed	1	1	1	1	1	1	1	1	1	1	1	0	0	0
													a	ai07661

Figure 16. Count down example (binary format)

The counter with block address 6 controls the Reload command used to reset the resettable OTP area (addresses 0 to 4). Bits b_{31} to b_{21} act as an 11-bit Reload counter; whenever one of these 11 bits is updated, the SRIX4K detects the change and adds an Erase cycle to the WRITE_BLOCK command for locations 0 to 4 (see Section 4.1: Resettable OTP area). The Erase cycle remains active until a POWER-OFF or a SELECT command is issued. The SRIX4K's resettable OTP area can be reloaded up to 2,047 times (2¹¹-1).

4.3 EEPROM area

The 121 blocks between addresses 7 and 127 are EEPROM blocks of 32 bits each (484 Bytes in total). (See *Figure 17* for a map of the area.) These blocks can be accessed using the READ_BLOCK and WRITE_BLOCK commands. The WRITE_BLOCK command for the EEPROM area always includes an Auto-Erase cycle prior to the Write cycle.

Blocks 7 to 15 can be Write-protected. Write access is controlled by the 8 bits of the OTP_Lock_Reg located at block address 255 (see <u>Section 4.4.1: OTP_Lock_Reg</u> for details). Once protected, these blocks (7 to 15) cannot be unprotected.



Block	MSb	h04 h00	32-bit Block		LSb	Description	
Address	b31	b24 b23	b16 b15	b8 b7	b0		
7			User Area				
8			User Area				
9			User Area				
10			User Area				
11			User Area			Lockable EEPROM	
12			User Area				
13							
14							
15			User Area				
16			User Area				
			User Area			EEPROM	
127			User Area				
						Ai07661	

Figure 17. EEPROM (addresses 7 to 127)

4.4 System area

This area is used to modify the settings of the SRIX4K. It contains 3 registers: OTP_Lock_Reg, Fixed Chip_ID and ST Reserved. See *Figure 18* for a map of this area.

A WRITE_BLOCK command in this area will not erase the previous contents. Selected bits can thus be set from 1 to 0. All bits previously at 0 remain unchanged. Once all the 32 bits of a block are at 0, the block is empty and cannot be updated any more.

Figure 18. System area

Block				LSb	Description	
Address	b31 b2	4 b23 b16 b15	b8	b7 b0	Description	
255	OTP_Lock_Reg	ST Reserved		Fixed Chip_ID (Option)	ОТР	



4.4.1 OTP_Lock_Reg

The 8 bits, b_{31} to b_{24} , of the System Area (block address 255) are used as OTP_Lock_Reg bits in the SRIX4K. They control the Write access to the 9 EEPROM blocks with addresses 7 to 15 as follows:

- When b₂₄ is at 0, blocks 7 and 8 are Write-protected
- When b₂₅ is at 0, block 9 is Write-protected
- When b₂₆ is at 0, block 10 is Write-protected
- When b₂₇ is at 0, block 11 is Write-protected
- When b₂₈ is at 0, block 12 is Write-protected
- When b₂₉ is at 0, block 13 is Write-protected
- When b₃₀ is at 0, block 14 is Write-protected
- When b₃₁ is at 0, block 15 is Write-protected.

The OTP_Lock_Reg bits cannot be erased. Once Write-protected, EEPROM blocks behave like ROM blocks and cannot be unprotected.

4.4.2 Fixed Chip_ID (Option)

The SRIX4K is provided with an anticollision feature based on a random 8-bit Chip_ID. Prior to selecting an SRIX4K, an anticollision sequence has to be run to search for the Chip_ID of the SRIX4K. This is a very flexible feature, however the searching loop requires time to run.

For some applications, much time could be saved by knowing the value of the SRIX4K Chip_ID beforehand, so that the SRIX4K can be identified and selected directly without having to run an anticollision sequence. This is why the SRIX4K was designed with an optional mask setting used to program a fixed 8-bit Chip_ID to bits b_7 to b_0 of the system area. When the fixed Chip_ID option is used, the random Chip_ID function is disabled.



5 SRIX4K operation

All commands, data and CRC are transmitted to the SRIX4K as 10-bit characters using ASK modulation. The start bit of the 10 bits, b_0 , is sent first. The command frame received by the SRIX4K at the antenna is demodulated by the 10% ASK demodulator, and decoded by the internal logic. Prior to any operation, the SRIX4K must have been selected by a SELECT command. Each frame transmitted to the SRIX4K must start with a Start Of Frame, followed by one or more data characters, two CRC Bytes and the final End Of Frame. When an invalid frame is decoded by the SRIX4K (wrong command or CRC error), the memory does not return any error code.

When a valid frame is received, the SRIX4K may have to return data to the reader. In this case, data is returned using BPSK encoding, in the form of 10-bit characters framed by an SOF and an EOF. The transfer is ended by the SRIX4K sending the 2 CRC Bytes and the EOF.

20/50

6 SRIX4K states

The SRIX4K can be switched into different states. Depending on the current state of the SRIX4K, its logic will only answer to specific commands. These states are mainly used during the anticollision sequence, to identify and to access the SRIX4K in a very short time. The SRIX4K provides 6 different states, as described in the following paragraphs and in *Figure 19*.

6.1 POWER-OFF state

The SRIX4K is in POWER-OFF state when the electromagnetic field around the tag is not strong enough. In this state, the SRIX4K does not respond to any command.

6.2 READY state

When the electromagnetic field is strong enough, the SRIX4K enters the READY state. After Power-up, the Chip_ID is initialized with a random value. The whole logic is reset and remains in this state until an INITIATE() command is issued. Any other command will be ignored by the SRIX4K.

6.3 INVENTORY state

The SRIX4K switches from the READY to the INVENTORY state after an INITIATE() command has been issued. In INVENTORY state, the SRIX4K will respond to any anticollision commands: INITIATE(), PCALL16() and SLOT_MARKER(), and then remain in the INVENTORY state. It will switch to the SELECTED state after a SELECT(Chip_ID) command is issued, if the Chip_ID in the command matches its own. If not, it will remain in INVENTORY state.

6.4 SELECTED state

In SELECTED state, the SRIX4K is active and responds to all READ_BLOCK(), WRITE_BLOCK(), AUTHENTICATE() and GET_UID() commands. When an SRIX4K has entered the SELECTED state, it no longer responds to anticollision commands. So that the reader can access another tag, the SRIX4K can be switched to the DESELECTED state by sending a SELECT(Chip_ID2) with a Chip_ID that does not match its own, or it can be placed in DEACTIVATED state by issuing a COMPLETION() command. Only one SRIX4K can be in SELECTED state at a time.


6.5 DESELECTED state


Once the SRIX4K is in DESELECTED state, only a SELECT(Chip_ID) command with a Chip_ID matching its own can switch it back to SELECTED state. All other commands are ignored.



6.6 DEACTIVATED state

When in this state, the SRIX4K can only be turned off. All commands are ignored.







7 Anticollision

The SRIX4K provides an anticollision mechanism that searches for the Chip_ID of each device that is present in the reader field range. When known, the Chip_ID is used to select an SRIX4K individually, and access its memory. The anticollision sequence is managed by the reader through a set of commands described in *Section 5: SRIX4K operation*:


- INITIATE()
- PCALL16()
- SLOT_MARKER().

The reader is the master of the communication with one or more SRIX4K device(s). It initiates the tag communication activity by issuing an INITIATE(), PCALL16() or SLOT_MARKER() command to prompt the SRIX4K to answer. During the anticollision sequence, it might happen that two or more SRIX4K devices respond simultaneously, so causing a collision. The command set allows the reader to handle the sequence, to separate SRIX4K transmissions into different time slots. Once the anticollision sequence has completed, SRIX4K communication is fully under the control of the reader, allowing only one SRIX4K to transmit at a time.

The Anticollision scheme is based on the definition of time slots during which the SRIX4K devices are invited to answer with minimum identification data: the Chip_ID. The number of slots is fixed at 16 for the PCALL16() command. For the INITIATE() command, there is no slot and the SRIX4K answers after the command is issued. SRIX4K devices are allowed to answer only once during the anticollision sequence. Consequently, even if there are several SRIX4K devices present in the reader field, there will probably be a slot in which only one SRIX4K answers, allowing the reader to capture its Chip_ID. Using the Chip_ID, the reader can then establish a communication channel with the identified SRIX4K. The purpose of the anticollision sequence is to allow the reader to select one SRIX4K at a time.

The SRIX4K is given an 8-bit Chip_ID value used by the reader to select only one among up to 256 tags present within its field range. The Chip_ID is initialized with a random value during the READY state, or after an INITIATE() command in the INVENTORY state. The four least significant bits (b_0 to b_3) of the Chip_ID are also known as the CHIP_SLOT_NUMBER. This 4-bit value is used by the PCALL16() and SLOT_MARKER() commands during the anticollision sequence in the INVENTORY state.

Figure 20. SRIX4K Chip_ID description



Each time the SRIX4K receives a PCALL16() command, the CHIP_SLOT_NUMBER is given a new 4-bit random value. If the new value is 0000_b, the SRIX4K returns its whole 8-bit Chip_ID in its answer to the PCALL16() command. The PCALL16() command is also used to define the slot number 0 of the anticollision sequence. When the SRIX4K receives the SLOT_MARKER(SN) command, it compares its CHIP_SLOT_NUMBER with the SLOT_NUMBER parameter (SN). If they match, the SRIX4K returns its Chip_ID as a response to the command. If they do not, the SRIX4K does not answer. The SLOT_MARKER(SN) command is used to define all the anticollision slot numbers from 1 to 15.



Figure 21.	Descri	ption of a possib	le ai	nticollision	seque	nce	
	Slot 15			Answer E Chip_ID O XFh F A->	t2	No collision	A109035b
	Slot	шог		⊥ C V V V	t ₀ + t ₁	8	
		R Marker 7 (15)		л V ШОц	12		
	Slot 2 Slot N <			: •	t ₃	No Answer	
	^	л О П П О П С (2) С (2)		л V ШОц	t2		
	Slot 1	S Answer X1h X1h		S Answer O Chip_ID F X1h	to + t ₁	Collision	
	^	R Slot Marker O Marker (1)		· · · · · · · · · · · · · · · · · · ·	5		
	Slot 0			S Answer E O Chip_ID O F X0h F	t ₀ + t ₁	No collision	
	-	S PCALL 16 E Request F	Sec	v	to		
		Reader	SRIX devices		Timing	Comment	щ Н

Figure 21. Description of a possible anticollision sequence

1. The value X in the Answer Chip_ID means a random hexadecimal character from 0 to F.

7.1 Description of an anticollision sequence

The anticollision sequence is initiated by the INITIATE() command which triggers all the SRIX4K devices that are present in the reader field range, and that are in INVENTORY state. Only SRIX4K devices in INVENTORY state will respond to the PCALL16() and SLOT_MARKER(SN) anticollision commands.

A new SRIX4K introduced in the field range during the anticollision sequence will not be taken into account as it will not respond to the PCALL16() or SLOT_MARKER(SN) command (READY state). To be considered during the anticollision sequence, it must have received the INITIATE() command and entered the INVENTORY state.

Table 4 shows the elements of a standard anticollision sequence. (See *Figure 22* for an example.)

Step 1	Init:	 Send INITIATE(). If no answer is detected, go to step1. If only 1 answer is detected, select and access the SRIX4K. After accessing the SRIX4K, deselect the tag and go to step1. If a collision (many answers) is detected, go to step2.
Step 2	Slot 0	Send PCALL16(). – If no answer or collision is detected, go to step3. – If 1 answer is detected, store the Chip_ID, Send SELECT() and go to step3.
Step 3	Slot 1	Send SLOT_MARKER(1). – If no answer or collision is detected, go to step4. – If 1 answer is detected, store the Chip_ID, Send SELECT() and go to step4.
Step 4	Slot 2	Send SLOT_MARKER(2). – If no answer or collision is detected, go to step5. – If 1 answer is detected, store the Chip_ID, Send SELECT() and go to step5.
Step N	Slop N	Send SLOT_MARKER(3 up to 14) – If no answer or collision is detected, go to stepN+1. – If 1 answer is detected, store the Chip_ID, Send SELECT() and go to stepN+1.
Step 17	Slot 15	Send SLOT_MARKER(15). – If no answer or collision is detected, go to step18. – If 1 answer is detected, store the Chip_ID, Send SELECT() and go to step18.
Step 18		All the slots have been generated and the Chip_ID values should be stored into the reader memory. Issue the SELECT(Chip_ID) command and access each identified SRIX4K one by one. After accessing each SRIX4K, switch them into DESELECTED or DEACTIVATED state, depending on the application needs. – If collisions were detected between Step2 and Step17, go to Step2. – If no collision was detected between Step2 and Step17, go to Step1.

Table 4. Standard anticollision sequence

After each SLOT_MARKER() command, there may be several, one or no answers from the SRIX4K devices. The reader must handle all the cases and store all the Chip_IDs, correctly decoded. At the end of the anticollision sequence, after SLOT_MARKER(15), the reader can start working with one SRIX4K by issuing a SELECT() command containing the desired Chip_ID. If a collision is detected during the anticollision sequence, the reader has to generate a new sequence in order to identify all unidentified SRIX4K devices in the field. The anticollision sequence can stop when all SRIX4K devices have been identified.



	-	-	-	-				-	
Command	Tag 1 Chip_ID	Tag 2 Chip_ID	Tag 3 Chip_ID	Tag 4 Chip_ID	Tag 5 Chip_ID	Tag 6 Chip_ID	Tag 7 Chip_ID	Tag 8 Chip_ID	Comments
READY State	28h	75h	40h	01h	02h	FEh	A9h	7Ch	Each tag gets a random Chip_ID
INITIATE ()	40h	13h	3Fh	4Ah	50h	48h	52h	7Ch	Each tag get a new random Chip_ID All tags answer: collisions
PCALL16()	45h	12h	30h 30h	43h	55h	43h	53h	73h	All CHIP_SLOT_NUMBERs get a new random value Slot0: only one answer
SELECT(30h)			30h						Tag3 is identified
SLOT_MARKER(1)									Slot1: no answer
SLOT_MARKER(2)		12h							Slot2: only one answer
SELECT(12h)		12h]						Tag2 is identified
SLOT_MARKER(3)				43h		43h	53h	73h	Slot3: collisions
SLOT_MARKER(4)									Slot4: no answer
SLOT_MARKER(5)	45h				55h				Slot5: collisions
SLOT_MARKER(6)									Slot6: no answer
SLOT_MARKER(N)									SlotN: no answer
SLOT_MARKER(F)									SlotF: no answer
PCALL16()	40h 40h			41h	53h	42h	50h 50h	74h	All CHIP_SLOT_NUMBERs get a new random value Slot0: collisions
SLOT_MARKER(1)				41h					Slot1: only one answer
SELECT(41h)				41h					Tag4 is identified
SLOT_MARKER(2)						42h			Slot2: only one answer
SELECT(42h)						42h]		Tag6 is identified
SLOT_MARKER(3)					53h				Slot3: only one answer
SELECT(53h)					53h				Tag5 is identified
SLOT_MARKER(4)								74h	Slot4: only one answer
SELECT(74h)								74h	Tag8 is identified
SLOT_MARKER(N)									SlotN: no answer
PCALL16()	41h						50h 50h		All CHIP_SLOT_NUMBERs get a new random value Slot0: only one answer
SELECT(50h)							50h		Tag7 is identified
SLOT_MARKER(1)	41h								Slot1: only one answer but already found for tag4
SLOT_MARKER(N)									SlotN: no answer
PCALL16()	43h								All CHIP_SLOT_NUMBERs get a new random value Slot0: only one answer
SLOT_MARKER(3)	43h								Slot3: only one answer
SELECT(43h)	43h								Tag1 is identified
									All tags are identified ai07669
26/50									57

Figure 22. Example of an anticollision sequence

8 Anti-clone function

The SRIX4K provides an anti-clone function that allows the application to authentication the device. This function uses reserved data that is stored in the SRIX4K memory at its time of manufacture.

The Authentication system is based on a proprietary challenge/response mechanism which allows the application software to authenticate any member of the secure memory tag SRXxxx family from STMicroelectronics (of which the SRIX4K is the prime example). A reader system, based on the ST CRX14 chip coupler, can check each SRIX4K tag for authenticity, and protect the application system against silicon copies or emulators.

A complete description of the Authentication system is available under Non Disclosure Agreement (NDA) with STMicroelectronics. For more details about this SRIX4K function, please contact your nearest STMicroelectronics sales office.



9 SRIX4K commands

See the paragraphs below for a detailed description of the Commands available on the SRIX4K. The commands and their hexadecimal codes are summarized in *Table 5*. A brief is given in *Appendix B*.

Hexadecimal Code	Command	
06h-00h	INITIATE()	
06h-04h	PCALL16()	
x6h	SLOT_MARKER (SN)	
08h	READ_BLOCK(Addr)	
09h	WRITE_BLOCK(Addr, Data)	
0Ah	AUTHENTICATE(RND)	
0Bh	GET_UID()	
0Ch	RESET_TO_INVENTORY	
0Eh	SELECT(Chip_ID)	
0Fh	COMPLETION()	

Table 5. Command code

28/50

9.1 INITIATE() command

Command Code = 06h - 00h

INITIATE() is used to initiate the anticollision sequence of the SRIX4K. On receiving the INITIATE() command, all SRIX4K devices in READY state switch to INVENTORY state, set a new 8-bit Chip_ID random value, and return their Chip_ID value. This command is useful when only one SRIX4K in READY state is present in the reader field range. It speeds up the Chip_ID search process. The CHIP_SLOT_NUMBER is not used during INITIATE() command access.

Figure 23. INITIATE request format

SOF	INIT	ATE	CRCL	crc _h	EOF
	06h	00h	8 bits	8 bits	
					AI07670

Request parameter:

No parameter

Figure 24. INITIATE response format

SOF	Chip_ID	CRCL	CRC _H	EOF
	8 bits	8 bits	8 bits	
		-		AI0767

Response parameter:

- Chip_ID of the SRIX4K

Figure 25. INITIATE Frame Exchange Between Reader and SRIX4K

Reader	SOF	06h	00h	CRCL	CRCH	EOF						
SRIX4K							<-t ₀ -><-t ₁ ->	SOF	Chip_ID	CRCL	crc _h	E
												AI

57

ΔΥ/

9.2 PCALL16() command

Command Code = 06h - 04h

The SRIX4K must be in INVENTORY state to interpret the PCALL16() command.

On receiving the PCALL16() command, the SRIX4K first generates a new random CHIP_SLOT_NUMBER value (in the 4 least significant bits of the Chip_ID). CHIP_SLOT_NUMBER can take on a value between 0 an 15 (1111_b). The value is retained until a new PCALL16() or INITIATE() command is issued, or until the SRIX4K is powered off. The new CHIP_SLOT_NUMBER value is then compared with the value 0000_b. If they match, the SRIX4K returns its Chip_ID value. If not, the SRIX4K does not send any response.

The PCALL16() command, used together with the SLOT_MARKER() command, allows the reader to search for all the Chip_IDs when there are more than one SRIX4K device in INVENTORY state present in the reader field range.



SOF	PCA	LL16	CRCL	CRCH	EOF
	06h	04h	8 bits	8 bits	
					AI07673

Request parameter:

No parameter



SOF	Chip_ID	CRCL	CRCH	EOF
	8 bits	8 bits	8 bits	

Response parameter:

- Chip_ID of the SRIX4K

Figure 28. PCALL16 frame exchange between Reader and SRIX4K

Reader	SOF	06h	04h	CRCL	CRCH	EOF						
SRIX4K							<-t ₀ -><-t ₁ ->	SOF	Chip_ID	CRCL	CRCH	EOF
											,	AI0767

30/50

9.3 SLOT_MARKER(SN) command

Command Code = x6h

The SRIX4K must be in INVENTORY state to interpret the SLOT_MARKER(SN) command.

The SLOT_MARKER Byte code is divided into two parts:

- b₃ to b₀: 4-bit command code with fixed value 6.
- b₇ to b₄: 4 bits known as the SLOT_NUMBER (SN). They assume a value between 1 and 15. The value 0 is reserved by the PCALL16() command.

On receiving the SLOT_MARKER() command, the SRIX4K compares its CHIP_SLOT_NUMBER value with the SLOT_NUMBER value given in the command code. If they match, the SRIX4K returns its Chip_ID value. If not, the SRIX4K does not send any response.

The SLOT_MARKER() command, used together with the PCALL16() command, allows the reader to search for all the Chip_IDs when there are more than one SRIX4K device in INVENTORY state present in the reader field range.

Figure 29. SLOT_MARKER request format

[SOF	SLOT_MARKER	CRCL	CRCH	EOF	
		X6h	8 bits	8 bits		
		· · · · · · · · · · · · · · · · · · ·				AI076

Request parameter:

- x: Slot number


Figure 30. SLOT_MARKER response format

SOF	Chip_ID	CRCL	CRCH	EOF
	8 bits	8 bits	8 bits	

Response parameters:

Chip_ID of the SRIX4K

Figure 31. SLOT_MARKER frame exchange between Reader and SRIX4K



57

31/50

9.4 SELECT(Chip_ID) command

Command Code = 0Eh

The SELECT() command allows the SRIX4K to enter the SELECTED state. Until this command is issued, the SRIX4K will not accept any other command, except for INITIATE(), PCALL16() and SLOT_MARKER(). The SELECT() command returns the 8 bits of the Chip_ID value. An SRIX4K in SELECTED state, that receives a SELECT() command with a Chip_ID that does not match its own is automatically switched to DESELECTED state.

Figure 32. SELECT request format

SOF SELECT	Chip_ID	CRCL	CRCH	EOF
0Eh	8 bits	8 bits	8 bits	
0Eh	8 bits	8 bits	8 bits	AIO

Request parameter:

- 8-bit Chip_ID stored during the anticollision sequence

Figure 33. SELECT Response Format

SOF	Chip_ID	CRCL	CRC _H	EOF
	8 bits	8 bits	8 bits	

Response parameters:

Chip_ID of the selected tag. Must be equal to the transmitted Chip_ID

Figure 34. SELECT frame exchange between Reader and SRIX4K

Reader	SOF	0Eh	Chip_ID	CRCL	CRCH	EOF						
SRIX4K							<-t ₀ -><-t ₁ ->	SOF	Chip_ID	CRCL	CRCH	EO
											Α	1076




9.5 COMPLETION() command

Command Code = 0Fh

On receiving the COMPLETION() command, a SRIX4K in SELECTED state switches to DEACTIVATED state and stops decoding any new commands. The SRIX4K is then locked in this state until a complete reset (tag out of the field range). A new SRIX4K can thus be accessed through a SELECT() command without having to remove the previous one from the field. The COMPLETION() command does not generate a response.

All SRIX4K devices not in SELECTED state ignore the COMPLETION() command.

Figure 35. COMPLETION request format



Request parameters:

No parameter

Figure 36. COMPLETION response format




Figure 37. COMPLETION frame exchange between Reader and SRIX4K

Boodor	0.05	05	0.00	0.00	505
Reader	SOF	0Fh	CRCL	CRCH	EOF
SRIX4K					



9.6 **RESET_TO_INVENTORY()** command

Command Code = 0Ch

On receiving the RESET_TO_INVENTORY() command, all SRIX4K devices in SELECTED state revert to INVENTORY state. The concerned SRIX4K devices are thus resubmitted to the anticollision sequence. This command is useful when two SRIX4K devices with the same 8-bit Chip_ID happen to be in SELECTED state at the same time. Forcing them to go through the anticollision sequence again allows the reader to generates new PCALL16() commands and so, to set new random Chip_IDs.

The RESET_TO_INVENTORY() command does not generate a response.

All SRIX4K devices that are not in SELECTED state ignore the RESET_TO_INVENTORY() command.

Figure 38. RESET_TO_INVENTORY request format

SOF	RESET_TO_INVENTORY	CRCL	CRC _H	EOF
	0Ch	8 bits	8 bits	
		-		

Request parameter:

No parameter

Figure 39. RESET_TO_INVENTORY response format

No Response	
	AI07680

Figure 40. RESET_TO_INVENTORY frame exchange between Reader and SRIX4K

Reader	SOF	0Ch	CRCL	CRCH	EOF		
SRIX4K						No Response	
							AI07681



9.7 READ_BLOCK(Addr) command

Command Code = 08h

On receiving the READ_BLOCK command, the SRIX4K reads the desired block and returns the 4 data Bytes contained in the block. Data Bytes are transmitted with the Least Significant Byte first and each byte is transmitted with the least significant bit first.

The address byte gives access to the 128 blocks of the SRIX4K (addresses 0 to 127). READ_BLOCK commands issued with a block address above 127 will not be interpreted and the SRIX4K will not return any response, except for the System area located at address 255.

The SRIX4K must have received a SELECT() command and be switched to SELECTED state before any READ_BLOCK() command can be accepted. All READ_BLOCK() commands sent to the SRIX4K before a SELECT() command is issued are ignored.

Figure 41. READ_BLOCK request format

SOF	READ_BLOCK	ADDRESS	CRCL	CRCH	EOF
	08h	8 blts	8 bits	8 bits	
					Al07684

Request parameter:

ADDRESS: block addresses from 0 to 127, or 255

Figure 42.	READ_	BLOCK	response	format
------------	-------	-------	----------	--------

SOF	DATA 1	DATA 2	DATA 3	DATA 4	CRCL	CRCH	EOF
	8 blts	8 blts	8 blts	8 blts	8 bits	8 blts	
							AI07685

Response parameters:

- DATA 1: Less significant data Byte
- DATA 2: Data Byte
- DATA 3: Data Byte
- DATA 4: Most significant data Byte

Figure 43. READ_BLOCK frame exchange between Reader and SRIX4K

	Reader	S O F	08h	ADDR	CRCL	CRCH	E O F									
1	SRIX4K							<-t ₀ -><-t ₁ -;	> 0 F	DATA 1	DATA 2	DATA 3	DATA 4	CRCL	crc _h	E O F
															AI0768	6b

57

35/50

9.8 WRITE_BLOCK (Addr, Data) command

Command Code = 09h

On receiving the WRITE_BLOCK command, the SRIX4K writes the 4 bytes contained in the command to the addressed block, provided that the block is available and not Write-protected. Data Bytes are transmitted with the Least Significant Byte first, and each byte is transmitted with the least significant bit first.

The address Byte gives access to the 128 blocks of the SRIX4K (addresses 0 to 127). WRITE_BLOCK commands issued with a block address above 127 will not be interpreted and the SRIX4K will not return any response, except for the System area located at address 255.

The result of the WRITE_BLOCK command is submitted to the addressed block. See the following Figures for a complete description of the WRITE_BLOCK command:

- Figure 12: Resettable OTP area (addresses 0 to 4).
- Figure 15: Binary counter (addresses 5 to 6).
- Figure 17: EEPROM (addresses 7 to 127).

The WRITE_BLOCK command does not give rise to a response from the SRIX4K. The reader must check after the programming time, t_W, that the data was correctly programmed. The SRIX4K must have received a SELECT() command and be switched to SELECTED state before any WRITE_BLOCK command can be accepted. All WRITE_BLOCK commands sent to the SRIX4K before a SELECT() command is issued, are ignored.


Figure 44. WRITE_BLOCK request format

8 blts	
_	8 blts

Request parameters:

- ADDRESS: block addresses from 0 to 127, or 255
- DATA 1: Less significant data Byte
- DATA 2: Data Byte
- DATA 3: Data Byte
- DATA 4: Most significant data Byte.

Figure 45. WRITE_BLOCK response format



57

0			_								
Reader	SOF	09h	ADDR	DATA 1	DATA 2	DATA 3	DATA 4	CRCL	CRCH	EOF	
SRIX4K					-						No Response
											AI07

Figure 46. WRITE_BLOCK frame exchange between Reader and SRIX4K

9.9 GET_UID() command

Command Code = 0Bh

On receiving the GET_UID command, the SRIX4K returns its 8 UID Bytes. UID Bytes are transmitted with the Least Significant Byte first, and each byte is transmitted with the least significant bit first.

The SRIX4K must have received a SELECT() command and be switched to SELECTED state before any GET_UID() command can be accepted. All GET_UID() commands sent to the SRIX4K before a SELECT() command is issued, are ignored.

Figure 47. GET_UID request format

SOF	GET_UID	CRCL	crc _h	EOF
	0Bh	8 bits	8 bits	

Request parameter:

- No parameter

Figure 48. GET_UID response format

SOF	UID 0	UID 1	UID 2	UID 3	UID 4	UID 5	UID 6	UID 7	CRCL	crc _h	EOF
	8 bits	8 blts	8 bits	8 blts							

Response parameters:

- UID 0: Less significant UID Byte
- UID 1 to UID 6: UID Bytes
- UID 7: Most significant UID Byte.



Unique Identifier (UID)

Members of the SRIX4K family are uniquely identified by a 64-bit Unique Identifier (UID). This is used for addressing each SRIX4K device uniquely after the anticollision loop. The UID complies with ISO/IEC 15963 and ISO/IEC 7816-6. It is a read-only code, and comprises (as summarized in *Figure 49*):

- an 8-bit prefix, with the most significant bits set to D0h
- an 8-bit IC Manufacturer code (ISO/IEC 7816-6/AM1) set to 02h (for STMicroelectronics)
- a 6-bit IC code set to 00 0011b = 3d for SRIX4K
- a 42-bit Unique Serial Number

Figure 49. 64-bit unique identifier of the SRIX4K





Figure 50. GET_UID frame exchange between Reader and SRIX4K



9.10 Power-On state

After Power-On, the SRIX4K is in the following state:

- It is in the low-power state.
- It is in READY state.
- It shows highest impedance with respect to the reader antenna field.
- It will not respond to any command except INITIATE().

10 Maximum rating

Stressing the device above the rating listed in the Absolute Maximum Ratings table may cause permanent damage to the device. These are stress ratings only and operation of the device at these or any other conditions above those indicated in the Operating sections of this specification is not implied. Exposure to Absolute Maximum Rating conditions for extended periods may affect device reliability. Refer also to the STMicroelectronics SURE Program and other relevant quality documents.

Symbol	Paramet	er	Min.	Max.	Unit
			15	25	°C
		Wafer		23	months
T _{STG} , h _{STG} ,	Storage conditions		kept in	its antista	tic bag
t _{STG}	Storage conditions		15	25	°C
		A3, A4, A5	40%	60%	RH
				2	years
I _{CC}	Supply current on AC0 / AC1		-20	20	mA
V _{MAX}	Input voltage on AC0 / AC1		-7	7	V
V _{ESD}		Machine model ⁽¹⁾	-100	100	V
	Electrostatic Discharge Voltage	Human Body model ⁽¹⁾	-1000	1000	V
		Human Body model ⁽²⁾	-4000	4000	V

Table 6. Absolute maximum ratings

1. Mil. Std. 883 - Method 3015

2. ESD test: ISO 10373-6 for proximity cards



57

11 DC and ac parameters

Table 7.Operating conditions

Symbol	Parameter	Min.	Max.	Unit
T _A	Ambient operating temperature	-20	85	°C

Table 8. DC characteristics

Symbol	Parameter	Condition	Min	Тур	Max	Unit
V _{CC}	Regulated voltage		2.5		3.5	V
I _{CC}	Supply current (Active in Read)	$V_{CC} = 3.0 V$			100	μA
I _{CC}	Supply current (Active in Write)	V _{CC} = 3.0 V			250	μA
V _{RET}	Retromodulation induced voltage	ISO 10373-6	20			mV
C _{TUN}	Internal tuning capacitor	13.56 MHz		64		pF

Table 9.AC characteristics

		ſ			
Symbol	Parameter	Condition	Min	Max	Unit
f _{CC}	External RF signal frequency		13.553	13.567	MHz
MICARRIER	Carrier modulation index	MI=(A-B)/(A+B)	8	14	%
t _{RFR} , t _{RFF}	10% Rise and Fall times		0.8	2.5	μs
t _{RFSBL}	Minimum pulse width for start bit	ETU = 128/f _{CC}	9.4	44	μs
t _{JIT}	ASK modulation data jitter	Coupler to SRIX4K	-2	+2	μs
t _{MIN} CD	Minimum time from carrier generation to first data		5		ms
f _S	Subcarrier frequency	f _{CC} /16	847.5		kHz
t ₀	Antenna reversal delay	128/f _S	151		μs
t ₁	Synchronization delay	128/f _S	15	51	μs
t ₂	Answer to new request delay	14 ETU	132		μs
t _{DR}	Time between request characters	Coupler to SRIX4K	0	57	μs
t _{DA}	Time between answer characters	SRIX4K to Coupler	()	μs
		With no Auto-Erase Cycle (OTP)		3	ms
t _W	Programming time for WRITE	With Auto-Erase Cycle (EEPROM)		5	ms
		Binary Counter Decrement		7	ms

 All timing measurements were performed on a reference antenna with the following characteristics: External size: 75 mm x 48 mm Number of turns: 3 Width of conductor: 1 mm Space between 2 conductors: 0.4 mm Value of the coil: 1.4 μH Tuning Frequency: 14.4 MHz.




Figure 51. SRIX4K synchronous timing, transmit and receive

57

12 Package mechanical

In order to meet environmental requirements, ST offers these devices in ECOPACK® packages. These packages have a Lead-free second-level interconnect. The category of Second-Level Interconnect is marked on the package and on the inner box label, in compliance with JEDEC Standard JESD97.

The maximum ratings related to soldering conditions are also marked on the inner box label. ECOPACK is an ST trademark. ECOPACK specifications are available at: *www.st.com*.





Figure 52. A3 antenna specification

Table 10.	A3 antenna specification
-----------	--------------------------

Symbol	Parameter	Туре	Min	Max	Unit
A	Coil width	38	37.5	38.5	mm
В	Coil length	38	37.5	38.5	mm
A1	Inlay width	43	42.5	43.5	mm
B1	Inlay length	43	42.5	43.5	mm
	Overall thickness of copper antenna coil	110	90	130	μm
	Silicon thickness	180	165	195	μm
Q	Unloaded Q value	40			
F _{NOM}	Unloaded free-air resonance	15.1			MHz
P _A	H-field energy for device operation		0.5 114		A/m dbµA/m







AI07696B

Table 11. A4 antenna specification

Symbol	Parameter	Туре	Min	Max	Unit
А	Coil width	15	14.5	15.5	mm
В	Coil length	15	14.5	15.5	mm
A1	Inlay width	19	18.5	19.5	mm
B1	Inlay length	19	18.5	19.5	mm
	Overall thickness of copper antenna coil	110	90	130	μm
	Silicon thickness	180	165	195	μm
Q	Unloaded Q value	30			
F _{NOM}	Unloaded free-air resonance	14.5			MHz
P _A	H-field energy for device operation		1.5 123.5		A/m dbµA/m

57

Figure 54. A5 antenna specification




Table 12.	A5 antenna	specification
-----------	------------	---------------

Symbol	Parameter	Туре	Min	Max	Unit
A	Coil width	42	41.5	42.5	mm
В	Coil length	65	64.5	65.5	mm
A1	Inlay width	46	45.5	46.5	mm
B1	Inlay length	70	69.5	70.5	mm
	Overall thickness of copper antenna coil	140	130	150	μm
	Silicon thickness	180	165	195	μm
Q	Unloaded Q value	30			
F _{NOM}	Unloaded free-air resonance	14.8			MHz
P _A	H-field energy for device operation		0.25 108		A/m dbµA/m

13 Part numbering

Table 13. Ordering information scheme

Example:	SRIX4K	_	W4	/XXX
Device type				
SRIX4K				
Package				
W4 =180 µm ± 15 µm Unsawn Wafer				
SBN18= 180 μm ± 15 μm Bumped and Sawn $^{\circ}$	Wafer on 8-inch F	rame		
A3T = 38 mm x 38 mm Copper Antenna on Co	ontinuous Tape			
A3S = 38 mm x 38 mm Copper Singulated Ad	hesive Antenna o	n Tape		
A4T = 15 mm x 15 mm Copper Antenna on Co	ontinuous Tape			
A4S = 15 mm x 15 mm Copper Singulated Ad	hesive Antenna o	n Tape		
A5T = 42 mm x 65 mm Copper Antenna on Co	ontinuous Tape			
A5S = 42 mm x 65 mm Copper Singulated Ad	hesive Antenna o	n Tape		
Customer code				

XXX = Given by STMicroelectronics

Note: Devices are shipped from the factory with the memory content bits erased to 1.

For a list of available options (Speed, Package, etc.) or for further information on any aspect of this device, please contact your nearest ST Sales Office.



Appendix A ISO 14443 Type B CRC calculation

```
#include <stdio.h>
#include <stdlib.h>
#include <string.h>
#include <ctype.h>
#define BYTE unsigned char
#define USHORT unsigned short
unsigned short UpdateCrc(BYTE ch, USHORT *lpwCrc)
{
  ch = (ch^{(BYTE)})((*lpwCrc) \& 0x00FF));
  ch = (ch^{(ch <<4)});
  *lpwCrc = (*lpwCrc >> 8)^((USHORT)ch <<</pre>
8) ^ ((USHORT) ch<<3) ^ ((USHORT) ch>>4);
  return(*lpwCrc);
}
void ComputeCrc(char *Data, int Length, BYTE *TransmitFirst, BYTE
*TransmitSecond)
{
BYTE chBlock; USHORTt wCrc;
  wCrc = 0xFFFF; // ISO 3309
  do
     {
    chBlock = *Data++;
    UpdateCrc(chBlock, &wCrc);
    } while (--Length);
  wCrc = ~wCrc; // ISO 3309
  *TransmitFirst = (BYTE) (wCrc & 0xFF);
  *TransmitSecond = (BYTE) ((wCrc >> 8) & 0xFF);
  return;
}
int main(void)
{
BYTE BuffCRC_B[10] = {0x0A, 0x12, 0x34, 0x56}, First, Second, i;
  printf("Crc-16 G(x) = x^{16} + x^{12} + x^{5} + 1'');
  printf("CRC_B of [ ");
  for(i=0; i<4; i++)</pre>
    printf("%02X ",BuffCRC_B[i]);
  ComputeCrc(BuffCRC_B, 4, &First, &Second);
  printf("] Transmitted: %02X then %02X.", First, Second);
  return(0);
```

Appendix B SRIX4K command summary

Figure 55. INITIATE frame exchange between Reader and SRIX4K

Reader SOF O6h O0h CRCL CRCH EOF SRIX4K													
	Reader	SOF	06h	00h	CRCL	crc _h	EOF						
Alore	SRIX4K			I				<-t ₀ -><-t ₁ ->	SOF	Chip_ID	CRCL	CRCH	EO
													AI076

Figure 56. PCALL16 frame exchange between Reader and SRIX4K

Reader	SOF	06h	04h	CRCL	CRCH	EOF						
SRIX4K							<-t ₀ -><-t ₁ ->	SOF	Chip_ID	CRCL	CRCH	EC
											,	41076

Figure 57. SLOT_MARKER frame exchange between Reader and SRIX4K

Reader	SOF	X6h	CRCL	CRCH	EOF						
SRIX4K						<-t ₀ -><-t ₁ ->	SOF	Chip_ID	CRC_{L}	CRCH	EOF
										ļ	AI07676b

Figure 58. SELECT frame exchange between Reader and SRIX4K

Reader	SOF	0Eh	Chip_ID	CRCL	CRCH	EOF						
SRIX4K							<-t ₀ -><-t ₁ ->	SOF	Chip_ID	CRCL	CRCH	E
											A	4107

Figure 59. COMPLETION frame exchange between Reader and SRIX4K

Reader	SOF	0Fh	CRCL	crc _h	EOF
SRIX4K					



Figure 60. RESET_TO_INVENTORY frame exchange between Reader and SRIX4K

Reader	SOF	0Ch	CRCL	CRCH	EOF	
SRIX4K		-				No Response
						AI0768

Figure 61. READ_BLOCK frame exchange between Reader and SRIX4K

Reader	S O F	08h	ADDR	CRCL	CRCH	F									
SRIX4K							<-t ₀ -><-t ₁ ->	S O F	DATA 1	DATA 2	DATA 3	DATA 4	CRCL	crc _h	E O F
														AI0768	86b

Figure 62. WRITE_BLOCK frame exchange between Reader and SRIX4K

Reader	SOF	09h	ADDR	DATA 1	DATA 2	DATA 3	DATA 4	CRCL	CRCH	EOF	
SRIX4K											No Response
											A107688

Figure 63. GET_UID frame exchange between Reader and SRIX4K

Reader	S O 0Bh CRCLCRCHC F												
SRIX4K		<-t ₀ -><-t ₁ ->	S O F UID 0	UID 1	UID 2	UID 3	UID 4	UID 5	UID 6	UID 7	CRCL	crc _h	E O F
												AI076	92b

Revision history

Date	Version	Changes
28-Nov-2002	1.0	Document written
17-Jul-2003	1.1	Data briefing extracted
12-Mar-2004	2.0	First public release of full datasheet
26-Apr-2004	3.0	Correction to memory map
29-Nov-2004	4.0	Package mechanical section revised.
13-Dec-2004	5.0	V _{RET} and C _{TUN} parameters added to <i>Table 8: DC characteristics</i> .
17-Aug-2005	6.0	Updated initial counter values in Section 4.2: 32-bit binary counters on page 16.
10-Apr-2007	7	Document reformatted. Small text changes. All antennas are ECOPACK® compliant. <i>Unique Identifier (UID) on page 38</i> added. C _{TUN} min and max values removed, typical value added in <i>Table 8: DC characteristics</i> . Space removed between t0 and t1 in "frame exchange between Reader and SRIX4K" Figures (see <i>Appendix B: SRIX4K command summary on</i> <i>page 47</i>).

Table 14.	Document revision history
-----------	---------------------------



Please Read Carefully:

Information in this document is provided solely in connection with ST products. STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, modifications or improvements, to this document, and the products and services described herein at any time, without notice.

All ST products are sold pursuant to ST's terms and conditions of sale.

Purchasers are solely responsible for the choice, selection and use of the ST products and services described herein, and ST assumes no liability whatsoever relating to the choice, selection or use of the ST products and services described herein.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted under this document. If any part of this document refers to any third party products or services it shall not be deemed a license grant by ST for the use of such third party products or services, or any intellectual property contained therein or considered as a warranty covering the use in any manner whatsoever of such third party products or services or services or any intellectual property contained therein.

UNLESS OTHERWISE SET FORTH IN ST'S TERMS AND CONDITIONS OF SALE ST DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY WITH RESPECT TO THE USE AND/OR SALE OF ST PRODUCTS INCLUDING WITHOUT LIMITATION IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE (AND THEIR EQUIVALENTS UNDER THE LAWS OF ANY JURISDICTION), OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

UNLESS EXPRESSLY APPROVED IN WRITING BY AN AUTHORIZED ST REPRESENTATIVE, ST PRODUCTS ARE NOT RECOMMENDED, AUTHORIZED OR WARRANTED FOR USE IN MILITARY, AIR CRAFT, SPACE, LIFE SAVING, OR LIFE SUSTAINING APPLICATIONS, NOR IN PRODUCTS OR SYSTEMS WHERE FAILURE OR MALFUNCTION MAY RESULT IN PERSONAL INJURY, DEATH, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE. ST PRODUCTS WHICH ARE NOT SPECIFIED AS "AUTOMOTIVE GRADE" MAY ONLY BE USED IN AUTOMOTIVE APPLICATIONS AT USER'S OWN RISK.

Resale of ST products with provisions different from the statements and/or technical features set forth in this document shall immediately void any warranty granted by ST for the ST product or service described herein and shall not create or extend in any manner whatsoever, any liability of ST.

ST and the ST logo are trademarks or registered trademarks of ST in various countries.

Information in this document supersedes and replaces all information previously supplied.

The ST logo is a registered trademark of STMicroelectronics. All other names are the property of their respective owners.

© 2007 STMicroelectronics - All rights reserved

STMicroelectronics group of companies

Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan -Malaysia - Malta - Morocco - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States of America

www.st.com

