

54ABT16646

16-Bit Transceivers and Registers with TRI-STATE® Outputs

General Description

The 'ABT16646 consists of bus transceiver circuits with TRI-STATE, D-type flip-flops, and control circuitry arranged for multiplexed transmission of data directly from the input bus or from the internal registers. Data on the A or B bus will be clocked into the registers as the appropriate clock pin goes to a high logic level. Control $\overline{\text{OE}}$ and direction pins are provided to control the transceiver function. In the transceiver mode, data present at the high impedance port may be stored in either the A or the B register or in both. The select controls can multiplex stored and real-time (transparent mode) data. The direction control determines which bus will receive data when the enable control $\overline{\text{OE}}$ is Active LOW. In the isolation mode (control $\overline{\text{OE}}$ HIGH), A data may be stored in the B register and/or B data may be stored in the A register.


Features

- Independent registers for A and B buses
- Multiplexed real-time and stored data
- A and B output sink capability of 48 mA, source capability of 24 mA
- Guaranteed latchup protection
- High impedance glitch free bus loading during entire power up and power down cycle
- Nondestructive hot insertion capability
- Standard Microcircuit Drawing (SMD) 5962-9450202

Ordering Code

Military	Package	Package Description
	Number	
54ABT16646W-QML	WA56A	56-Lead Cerpack

Logic Symbol




	Pin Names	Description
Α	₀ -A ₁₅	Data Register A Inputs/
		TRI-STATE Outputs
В	₀ -B ₁₅	Data Register B Inputs/
		TRI-STATE Outputs
C	PAB _n , CPBA _n	Clock Pulse Inputs
s	AB _n , SBA _n	Select Inputs
O	DE _n	Output Enable Input
D	IR	Direction Control Input

TRI-STATE® is a registered trademark of National Semiconductor Corporation.

Connection Diagram

Pin Assignment for Cerpack



Real Time Transfer A-Bus to B-Bus




FIGURE 1.

Real Time Transfer B-Bus to A-Bus




FIGURE 2.

Storage from Bus to Register




FIGURE 3.

Transfer from Register to Bus




FIGURE 4.

Function Table


		In	outs			Data I/O (Note 1)		Output Operation Mode	
ŌE ₁	DIR ₁ CPAB ₁ CPBA ₁ SAB ₁ SBA ₁ A ₀₋₇ B ₀₋₇								
Н	Χ	H or L	H or L	Χ	Х			Isolation	
Н	Χ	N	Χ	Χ	Χ	Input	Input	Clock An Data into A Register	
Н	Χ	Χ	N	Χ	Χ			Clock Bn Data Into B Register	
L	Н	Х	Х	L	Х			An to Bn—Real Time (Transparent Mode)	
L	Н	N	Χ	L	Χ	Input	Output	Clock An Data to A Register	
L	Н	H or L	Χ	Н	Χ			A Register to Bn (Stored Mode)	
L	Н	N	Χ	Н	Χ			Clock An Data into A Register and Output to Bn	
L	L	Х	Х	Х	L			Bn to An—Real Time (Transparent Mode)	
L	L	Χ	N	Χ	L	Output	Input	Clock Bn Data into B Register	
L	L	Χ	H or L	Χ	Н			B Register to An (Stored Mode)	
L	L	Х	N	Х	Н			Clock Bn into B Register and Output to An	

H = HIGH Voltage Level X = Immaterial

 $\label{eq:lower} L = LOW \mbox{ Voltage Level } \qquad N = LOW \mbox{-to-HIGH Transition}.$

Note 1: The data output functions may be enabled or disabled by various signals at the $\overline{\text{OE}}$ and DIR inputs. Data input functions are always enabled; i.e., data at the bus pins will be stored on every LOW-to-HIGH transition of the appropriate clock inputs. Also applies to data I/O (A and B: 8-15) and #2 control pins.

3 www.national.com



10V

Absolute Maximum Ratings (Note 2)

Storage Temperature -65°C to $+150^{\circ}\text{C}$ Ambient Temperature under Bias -55°C to $+125^{\circ}\text{C}$

Junction Temperature under Bias

Ceramic -55°C to +175°C

V_{CC} Pin Potential to

Voltage Applied to Any Output

in the Disable or

Power-Off State -0.5V to +5.5V in the HIGH State -0.5V to V_{CC}

Current Applied to Output

in LOW State (Max) twice the rated I_{OL} (mA) DC Latchup Source Current -500 mA

Over Voltage Latchup (I/O)

Recommended Operating Conditions

Free Air Ambient Temperature

Military -55° C to $+125^{\circ}$ C

Supply Voltage

Military +4.5V to +5.5V Minimum Input Edge Rate $(\Delta V/\Delta t)$ Data Input 50 mV/ns Enable Input 20 mV/ns Clock Input 100 mV/ns

Note 2: Absolute maximum ratings are values beyond which the device may be damaged or have its useful life impaired. Functional operation under these conditions is not implied.

Note 3: Either voltage limit or current limit is sufficient to protect inputs.

DC Electrical Characteristics

Symbol	Parameter		ABT16646			V _{cc}	Conditions	
			Тур	Max]			
V _{IH}	Input HIGH Voltage	2.0			V		Recognized HIGH Signal	
V _{IL}	Input LOW Voltage			0.8	V		Recognized LOW Signal	
V _{CD}	Input Clamp Diode Voltage			-1.2	V	Min	I _{IN} = -18 mA (Non I/O Pins)	
V _{OH}	Output HIGH Voltage 54ABT	2.5					$I_{OH} = -3 \text{ mA}, (A_n, B_n)$	
	54ABT	2.0					$I_{OH} = -24 \text{ mA}, (A_n, B_n)$	
V _{OL}	Output LOW Voltage 54ABT			0.55	V	Min	$I_{OL} = 48 \text{ mA}, (A_n, B_n)$	
V _{ID}	Input Leakage Test	4.75			V	0.0	I _{ID} = 1.9 μA, (Non-I/O Pins)	
							All Other Pins Grounded	
I _{IH}	Input HIGH Current			5	μΑ	Max	V _{IN} = 2.7V (Non-I/O Pins) (Note 5)	
							V _{IN} = V _{CC} (Non-I/O Pins)	
I _{BVI}	Input HIGH Current			7	μΑ	Max	V _{IN} = 7.0V (Non-I/O Pins)	
	Breakdown Test							
I _{BVIT}	Input HIGH Current			100	μΑ	Max	$V_{IN} = 5.5V (A_n, B_n)$	
	Breakdown Test (I/O)							
I _{IL}	Input LOW Current			-5	μΑ	Max	V _{IN} = 0.5V (Non-I/O Pins) (Note 5)	
							V _{IN} = 0.0V (Non-I/O Pins)	
I _{IH} + I _{OZH}	Output Leakage Current			50	μΑ	0V-5.5V	$V_{OUT} = 2.7V (A_n, B_n); \overline{OE} = 2.0V$	
I _{IL} + I _{OZL}	Output Leakage Current			-50	μΑ	0V-5.5V	$V_{OUT} = 0.5V (A_n, B_n); \overline{OE} = 2.0V$	
I _{os}	Output Short-Circuit Current	-100		-275	mA	Max	$V_{OUT} = 0V (A_n, B_n)$	
I _{CEX}	Output HIGH Leakage Current			50	μΑ	Max	$V_{OUT} = V_{CC} (A_n, B_n)$	
I _{ZZ}	Bus Drainage Test			100	μΑ	0.0V	$V_{OUT} = 5.5V (A_n, B_n);$	
							All Others GND	
I _{CCH}	Power Supply Current			2.0	mA	Max	All Outputs HIGH	
I _{CCL}	Power Supply Current			60	mA	Max	All Outputs LOW	
I _{CCZ}	Power Supply Current			2.0	mA	Max	Outputs TRI-STATE; All Others GND	
I _{CCT}	Additional I _{CC} /Input			2.5	mA	Max	$V_1 = V_{CC} - 2.1V$	
							All Other Outputs at V _{CC} or GND	
I _{CCD}	Dynamic I _{CC} No Load						Outputs Open	
	(Note 5)			0.23	mA/MHz	Max	OE, DIR, and SEL = GND,	
							Non-I/O = GND or V _{CC} (Note 4)	
							One Bit toggling, 50% duty cycle	

5 www.national.com

DC Electrical Characteristics (Continued)

Note 4: For 8-bit toggling, I_{CCD} < 1.4 mA/MHz.

Note 5: Guaranteed but not tested.

Sym- bol	Parameter	Min	Max	Units	V _{cc}	Conditions
						$C_L = 50 \text{ pF}, R_L = 500\Omega$
V _{OLP}	Quiet Output Maximum Dynamic V _{OL}		1.0	V	5.0	T _A = 25°C (Note 6)
V _{OLV}	Quiet Output Minimum Dynamic V _{OL}		-1.5	V	5.0	T _A = 25°C (Note 6)

Note 6: Max number of outputs defined as (n). n-1 data inputs are driven 0V to 3V. One output at LOW. Guaranteed, but not tested.

AC Electrical Characteristics

		54 A			
		T _A = -55°C			
Symbol	Parameter	$V_{CC} = 4$.	$V_{CC} = 4.5V - 5.5V$		
		C _L =	50 pF		
		Min	Max		
f _{max}	Max Clock Frequency	125		MHz	
t _{PLH}	Propagation Delay	1.0	6.9	ns	
t _{PHL}	Clock to Bus	1.0	7.7		
t _{PLH}	Propagation Delay	1.0	5.8	ns	
t _{PHL}	Bus to Bus	1.0	7.0		
t _{PLH}	Propagation Delay	1.0	7.1	ns	
t _{PHL}	SBA _n or SAB _n to A _n to B _n	1.0	7.2		
t _{PZH}	Enable Time	1.0	6.4	ns	
t_{PZL}	\overline{OE}_n to A_n or B_n	1.0	6.5		
t _{PHZ}	Disable Time	1.0	7.6	ns	
t_{PLZ}	\overline{OE}_n to A_n or B_n	1.0	6.5		
t _{PZH}	Enable Time	1.0	6.4	ns	
t_{PZL}	DIR _n to A _n or B _n	1.0	6.7		
t _{PHZ}	Disable Time	1.0	8.1	ns	
t_{PLZ}	DIR _n to A _n or B _n	1.0	7.1		

AC Operating Requirements

Symbol	Parameter	$T_{A} = -55^{\circ}($ $V_{CC} = 4$ $C_{L} =$	Units	
		Min	Max	
t _S (H)	Setup Time, HIGH	4.0		ns
t _S (L)	or LOW Bus to Clock			
t _H (H)	Hold Time, HIGH	0.5		ns
$t_H(L)$	or LOW Bus to Clock			
t _W (H)	Pulse Width,	4.3		ns
$t_W(L)$	HIGH or LOW			


Capacitance

Symbol	Parameter	Typ Units		Conditions	
				T _A = 25°C	
C _{IN}	Input Capacitance	5	pF	V _{CC} = 0V (non I/O pins)	
C _{I/O} (Note 7)	Output Capacitance	11	pF	$V_{CC} = 5.0V (A_n, B_n)$	

Capacitance (Continued)

Note 7: $C_{I/O}$ is measured at frequency, f = 1 MHz, per MIL-STD-883B, Method 3012.

AC Loading



^{*}Includes jig and probe capacitance

FIGURE 5. Standard AC Test Load




FIGURE 6. $V_M = 1.5V$ Input Pulse Requirements

Ampli- tude	Rep. Rate	t _w	t _r	t _f
3V	1 MHz	500 ns	2.5 ns	2.5 ns

FIGURE 7. Test Input Signal Requirements




FIGURE 8. Propagation Delay Waveforms for Inverting and Non-Inverting Functions




FIGURE 9. Propagation Delay, Pulse Width Waveforms




FIGURE 10. TRI-STATE Output HIGH and LOW Enable and Disable Times





FIGURE 11. Setup Time, Hold Time and Recovery Time Waveforms

7 www.national.com

Physical Dimensions inches (millimeters) unless otherwise noted



56-Lead Cerpack
NS Package Number WA56A

LIFE SUPPORT POLICY

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT AND GENERAL COUNSEL OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

BANNED SUBSTANCE COMPLIANCE

National Semiconductor certifies that the products and packing materials meet the provisions of the Customer Products Stewardship Specification (CSP-9-111C2) and the Banned Substances and Materials of Interest Specification (CSP-9-111S2) and contain no "Banned Substances" as defined in CSP-9-111S2.



National Semiconductor
Americas Customer
Support Center
Email: new.feedback@nsc.com

Tel: 1-800-272-9959

www.national.com

National Semiconductor Europe Customer Support Center Fax: +49 (0) 180-530 85 86

Email: europe.support@nsc.com
Deutsch Tel: +49 (0) 69 9508 6208
English Tel: +44 (0) 870 24 0 2171
Français Tel: +33 (0) 1 41 91 8790

National Semiconductor Asia Pacific Customer Support Center Email: ap.support@nsc.com National Semiconductor Japan Customer Support Center Fax: 81-3-5639-7507 Email: jpn.feedback@nsc.com Tel: 81-3-5639-7560

National does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and National reserves the right at any time without notice to change said circuitry and specifications.