July 1998

54ABT16373

16-Bit Transparent Latch with TRI-STATE® Outputs

General Description

The ABT16373 contains sixteen non-inverting latches with TRI-STATE outputs and is intended for bus oriented applications. The device is byte controlled. The flip-flops appear transparent to the data when the Latch Enable (LE) is HIGH. When LE is low, the data that meets the setup time is latched. Data appears on the bus when the Output Enable (\overline{OE}) is LOW. When \overline{OE} is HIGH, the outputs are in high Z state.

Features

- Separate control logic for each byte
- 16-bit version of the ABT373
- High impedance glitch free bus loading during entire power up and power down cycle
- Non-destructive hot insertion capability
- Guaranteed latch-up protection
- Standard Microcircuit Drawing (SMD) 5962-9320001

Ordering Code:

Military	Package	Package Description
	Number	
54ABT16373W-QML	WA48A	48-Lead Cerpack


Logic Symbol

Pin Description

Pin Names	Description	
OE _n	Output Enable Input (Active Low)	
LE _n	Latch Enable Input	
D ₀ -D ₁₅ O ₀ -O ₁₅	Data Inputs	
O ₀ -O ₁₅	Outputs	

Connection Diagram

Pin Assignment for Cerpack



TRI-STATE® is a registered trademark of National Semiconductor Corporation

Functional Description

The ABT16373 contains sixteen D-type latches with TRI-STATE standard outputs. The device is byte controlled with each byte functioning identically, but independent of the other. Control pins can be shorted together to obtain full 16-bit operation. The following description applies to each byte. When the Latch Enable (LEn) input is HIGH, data on the D_n enters the latches. In this condition the latches are transparent, i.e., a latch output will change states each time its D input changes. When LEn is LOW, the latches store information that was present on the D inputs a setup time preceding the HIGH-to-LOW transition of LEn. The TRI-STATE standard outputs are controlled by the Output Enable $(\overline{\text{OE}}_n)$ input. When $\overline{\text{OE}}_n$ is LOW, the standard outputs are in the 2-state mode. When $\overline{\text{OE}}_n$ is HIGH, the standard outputs are in the high impedance mode but this does not interfere with entering new data into the latches.

Truth Tables


		Inputs	Outputs		
	LE₁	ŌĒ₁	O ₀ -O ₇		
ſ	Х Н		Х	Z	
	Н	L	L	L	
	Н	L	Н	н	
	L L		X	(Previous)	


	Inputs	Outputs		
LE ₂	OE ₂	O ₈ -O ₁₅		
Х	Н	X	Z	
Н	L	L	L	
Н	L	Н	Н	
L	L	X	(Previous)	

- H = High Voltage Level
- L = Low Voltage Level
- X = Immaterial
- Z = High Impedance

Previous = previous output prior to HIGH to LOW transition of LE

Logic Diagrams





Absolute Maximum Ratings (Note 1)

 $\begin{array}{ll} \mbox{Storage Temperature} & -65\mbox{^{\circ}C to } +150\mbox{^{\circ}C} \\ \mbox{Ambient Temperature under Bias} & -55\mbox{^{\circ}C to } +125\mbox{^{\circ}C} \\ \end{array}$

Junction Temperature under Bias

Ceramic -55°C to +175°C

 $V_{\mbox{\scriptsize CC}}$ Pin Potential to

Ground Pin -0.5V to +7.0V
Input Voltage (Note 2) -0.5V to +7.0V
Input Current (Note 2) -30 mA to +5.0 mA

Voltage Applied to Any Output

in the Disabled or

Power-Off State $\begin{array}{ccc} -0.5 \text{V to } +5.5 \text{V} \\ \text{in the HIGH State} & -0.5 \text{V to } \text{V}_{\text{CC}} \end{array}$

Current Applied to Output

in LOW State (Max) twice the rated I $_{\rm OL}$ (mA) DC Latchup Source Current: $\overline{\rm OE}$ Pin -350 mA

(Across Comm Operating Range) Other Pins —500 mA Over Voltage Latchup (I/O) 10V

Recommended Operating Conditions

Free Air Ambient Temperature

Military -55°C to +125°C

Supply Voltage

Note 1: Absolute maximum ratings are values beyond which the device may be damaged or have its useful life impaired. Functional operation under these conditions is not implied.

Note 2: Either voltage limit or current limit is sufficient to protect inputs.

DC Electrical Characteristics

Symbol	Para	meter	ABT16373		Units	V _{cc}	Conditions	
			Min	Тур	Max	1		
V _{IH}	Input HIGH Voltage		2.0			V		Recognized HIGH Signal
V _{IL}	Input LOW Voltage				8.0	V		Recognized LOW Signal
V _{CD}	Input Clamp Diode Vo	ltage			-1.2	V	Min	I _{IN} = -18 mA
V _{OH}	Output HIGH Voltage	54ABT	2.5					I _{OH} = -3 mA
		54ABT	2.0					I _{OH} = -24 mA
V _{OL}	Output LOW Voltage	54ABT			0.55	V	Min	I _{OL} = 48 mA
I _{IH}	Input HIGH Current				5	μA	Max	V _{IN} = 2.7V (Note 4)
					5			V _{IN} = V _{CC}
I _{BVI}	Input HIGH Current Bi	reakdown Test			7	μA	Max	V _{IN} = 7.0V
I _{IL}	Input LOW Current				-5	μA	Max	V _{IN} = 0.5V (Note 4)
					-5			V _{IN} = 0.0V
V _{ID}	Input Leakage Test		4.75			V	0.0	I _{ID} = 1.9 μA
								All Other Pins Grounded
I _{OZH}	Output Leakage Current				50	μA	0 – 5.5V	$V_{OUT} = 2.7V; \overline{OE} = 2.0V$
I _{OZL}	Output Leakage Curre	nt			-50	μA	0 – 5.5V	$V_{OUT} = 0.5V; \overline{OE} = 2.0V$
los	Output Short-Circuit C	urrent	-100		-275	mA	Max	V _{OUT} = 0.0V
I _{CEX}	Output High Leakage	Current			50	μA	Max	V _{OUT} = V _{CC}
I _{ZZ}	Bus Drainage Test				100	μA	0.0	V _{OUT} = 5.5V; All Others GND
I _{CCH}	Power Supply Current				2.0	mA	Max	All Outputs HIGH
I _{CCL}	Power Supply Current				85	mA	Max	All Outputs LOW
I _{CCZ}	Power Supply Current				2.0	mA	Max	OE = V _{CC}
								All Others at V _{CC} or GND
I _{CCT}	Additional I _{CC} /Input	Outputs Enabled			2.5	mA		$V_I = V_{CC} - 2.1V$
		Outputs TRI-STATE			2.5	mA	Max	Enable Input V _I = V _{CC} - 2.1V
		Outputs TRI-STATE			2.5	mA		Data Input V _I = V _{CC} - 2.1V
								All Others at V _{CC} or GND
I _{CCD}	Dynamic I _{CC}	No Load				mA/	Max	Outputs Open, LE = V _{CC}
	(Note 4)				0.15	MHz		OE = GND, (Note 3)
								One Bit Toggling, 50% Duty
								Cycle

Note 3: For 8 bits toggling, $I_{CCD} \le 0.8 \text{ mA/MHz}$.

Note 4: Guaranteed, but not tested.

Symbol	Parameter	54/ T _A = -55°(Units	
		V _{CC} = 4.5V to 5.5V		
		C _L =	50 pF	
		Min	Max	
t _{PLH}	Propagation Delay	1.4	6.5	ns
t _{PHL}	D _n to O _n	1.4	6.5	
t _{PLH}	Propagation Delay	1.7	7.0	ns
t _{PHL}	LE to O _n	1.4	6.3	
t _{PZH}	Output Enable Time	1.1	6.8	ns
t _{PZL}		1.5	6.8	
t _{PHZ}	Output Disable Time	1.5	8.5	ns
t _{PLZ}		1.6	8.0	

AC Operating Requirements


Symbol	Parameter	$T_A = -55^{\circ}$ ($V_{CC} = 4.5^{\circ}$	ABT C to +125°C 5V to 5.5V 50 pF	Units
		Min	Max	
t _s (H)	Setup Time, HIGH	2.4		ns
t _s (L)	or LOW D _n to LE	2.4		
t _h (H)	Hold Time, HIGH	2.2		ns
$t_h(L)$	or LOW D _n to LE	2.2		
t _w (H)	Pulse Width,	3.3		ns
	LE HIGH			

Capacitance

Symbol	Parameter	Тур	Units	Conditions
				$(T_A = 25^{\circ}C)$
C _{IN}	Input Capacitance	5	pF	V _{CC} = 0V
C _{OUT} (Note 5)	Output Capacitance	11	pF	V _{CC} = 5.0V

Note 5: C_{OUT} is measured at frequency f = 1 MHz, per MIL-STD-883B, Method 3012.

AC Loading



*Includes jig and probe capacitance

FIGURE 1. Standard AC Test Load




FIGURE 2. Test Input Signal Levels

Amplitude	Rep. Rate	t _w	t _r	t _f
3.0V	1 MHz	500 ns	2.5 ns	2.5 ns

FIGURE 3. Test Input Signal Requirements




FIGURE 4. Propagation Delay Waveforms for Inverting and Non-Inverting Functions




FIGURE 5. Propagation Delay, Pulse Width Waveforms




FIGURE 6. TRI-STATE Output HIGH and LOW Enable and Disable Times





FIGURE 7. Setup Time, Hold Time and Recovery Time Waveforms

Physical Dimensions inches (millimeters) unless otherwise noted



48-Lead Cerpack NS Package Number WA48A

LIFE SUPPORT POLICY

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF NATIONAL SEMI-CONDUCTOR CORPORATION. As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.



National Semiconductor Corporation Americas

Tel: 1-800-272-9959 Fax: 1-800-737-7018 Email: support@nsc.com

www.national.com

National Semiconductor Europe

Fax: +49 (0) 1 80-530 85 86
Email: europe.support@nsc.com
Deutsch Tel: +49 (0) 1 80-530 85 85
English Tel: +49 (0) 1 80-532 78 32
Français Tel: +49 (0) 1 80-532 93 58
Italiano Tel: +49 (0) 1 80-534 16 80

National Semiconductor Asia Pacific Customer Response Group Tel: 65-2544466 Fax: 65-2504466 Email: sea.support@nsc.com National Semiconductor Japan Ltd. Tel: 81-3-5620-6175 Fax: 81-3-5620-6179

National does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and National reserves the right at any time without notice to change said circuitry and specifications