

## 54ABT16374 16-Bit D Flip-Flop with TRI-STATE® Outputs

#### **General Description**

The ABT16374 contains sixteen non-inverting D flip-flops with TRI-STATE outputs and is intended for bus oriented applications. The device is byte controlled. A buffered clock (CP) and Output Enable  $(\overline{\text{OE}})$  are common to each byte and can be shorted together for full 16-bit operation.

#### Features


- Separate control logic for each byte
- 16-bit version of the ABT374
- Edge-triggered D-type inputs
- Buffered Positive edge-triggered clock
- High impedance glitch free bus loading during entire power up and power down cycle
- Non-destructive hot insertion capability
- Guaranteed latch-up protection
- Standard Microcircuit Drawing (SMD) 5962-9320101

#### **Ordering Code:**

Commercial	Package Number	Package Description
54ABT16374W-QML	WA48A	48-Lead Cerpack

#### **Connection Diagram**


#### Pin Assignment for Cerpack



TRI-STATE® is a registered trademark of National Semiconductor Corporation.

DS100224

#### Logic Symbol



#### **Pin Description**

Pin	Description				
Names					
<b>OE</b> <sub>n</sub>	TRI-STATE Output Enable Input (Active Low)				
CPn	Clock Pulse Input (Active Rising Edge)				
D <sub>0</sub> -D <sub>15</sub>	Data Inputs				
0 <sub>0</sub> -0 <sub>15</sub>	TRI-STATE Outputs				

54ABT16374 16-Bit D Flip-Flop with TRI-STATE Outputs

© 2004 National Semiconductor Corporation

#### **Functional Description**

**Logic Diagrams** 

The ABT16374 consists of sixteen edge-triggered flip-flops with individual D-type inputs and TRI-STATE true outputs. The device is byte controlled with each byte functioning identically, but independent of the other. The control pins can be shorted together to obtain full 16-bit operation. Each byte has a buffered clock and buffered Output Enable common to all flip-flops within that byte. The description which follows applies to each byte. Each flip-flop will store the state of their individual D inputs that meet the setup and hold time requirements on the LOW-to-HIGH Clock (CP<sub>n</sub>) transition. With the Output Enable ( $\overline{OE}_n$ ) LOW, the contents of the flip-flops are available at the outputs. When  $\overline{OE}_n$  is HIGH, the outputs go to the high impedance state. Operation of the  $OE_n$  input does not affect the state of the flip-flops.

#### **Truth Tables**


	Inputs		Outputs
	•		-
CP1	OE <sub>1</sub>	$D_0 - D_7$	0 <sub>0</sub> -0 <sub>7</sub>
N	L	Н	н
N	L	L	L
L	L	Х	(Previous)
Х	Н	Х	Z
	Inputs		Outputs
CP <sub>2</sub>	Inputs OE <sub>2</sub>	D <sub>8</sub> -D <sub>15</sub>	Outputs O <sub>8</sub> -O <sub>15</sub>
CP <sub>2</sub>		D <sub>8</sub> -D <sub>15</sub> H	-
	OE <sub>2</sub>		0 <sub>8</sub> -0 <sub>15</sub>
N	OE <sub>2</sub>	Н	0 <sub>8</sub> -0 <sub>15</sub>

H = High Voltage Level


L = Low Voltage Level

X = Immaterial

Z = High Impedance







www.national.com

#### Absolute Maximum Ratings (Note 1)

Storage Temperature	–65°C to +150°C
Ambient Temperature under Bias	–55°C to +125°C
Junction Temperature under Bias	
Ceramic	–55°C to +175°C
V <sub>CC</sub> Pin Potential to	
Ground Pin	-0.5V to +7.0V
Input Voltage (Note 2)	-0.5V to +7.0V
Input Current (Note 2)	-30 mA to +5.0 mA
Voltage Applied to Any Output	
in the Disabled or	
Power-Off State	–0.5V to 5.5V
in the HIGH State	–0.5V to $V_{\rm CC}$
Current Applied to Output	
in LOW State (Max)	twice the rated $I_{\rm OL}$ (mA)

DC Latchup Source Current:	
OE Pin	–350 mA
(Across Comm Operating Range)	
Other Pins	–500 mA
Over Voltage Latchup (I/O)	10V

54ABT16374

# Recommended Operating Conditions

Free Air Ambient Temperature	
Military	–55°C to +125°C
Supply Voltage	
Military	+4.5V to +5.5V
Minimum Input Edge Rate	$(\Delta V/\Delta t)$
Data Input	50 mV/ns
Enable Input	20 mV/ns
Clock Input	100mV/ns

**Note 1:** Absolute maximum ratings are values beyond which the device may be damaged or have its useful life impaired. Functional operation under these conditions is not implied.

Note 2: Either voltage limit or current limit is sufficient to protect inputs.

## **DC Electrical Characteristics**

Symbol	Parameter		ABT16374		Units	V <sub>cc</sub>	Conditions	
			Min	Тур	Max			
V <sub>IH</sub>	Input HIGH Voltage		2.0			V		Recognized HIGH Signal
V <sub>IL</sub>	Input LOW Voltage				0.8	V		Recognized LOW Signal
V <sub>CD</sub>	Input Clamp Diode Vo	oltage			-1.2	V	Min	I <sub>IN</sub> = -18 mA
V <sub>OH</sub>	Output HIGH Voltage	54ABT	2.5			V	Min	I <sub>OH</sub> = -3 mA
		54ABT	2.0			V	Min	I <sub>ОН</sub> = –24 mA
V <sub>OL</sub>	Output LOW Voltage	54ABT			0.55	V	Min	I <sub>OL</sub> = 48 mA
I <sub>IH</sub>	Input HIGH Current				5	μA	Max	V <sub>IN</sub> = 2.7V (Note 4)
					5			$V_{IN} = V_{CC}$
I <sub>BVI</sub>	Input HIGH Current E	reakdown Test			7	μA	Max	V <sub>IN</sub> = 7.0V
IIL	Input LOW Current				-5	μA	Max	V <sub>IN</sub> = 0.5V (Note 4)
					-5			$V_{IN} = 0.0V$
V <sub>ID</sub>	Input Leakage Test		4.75			V	0.0	l <sub>ID</sub> = 1.9 μA
								All Other Pins Grounded
I <sub>OZH</sub>	Output Leakage Curr	ent			50	μA	0-5.5V	$V_{OUT} = 2.7V; \overline{OE} = 2.0V$
I <sub>OZL</sub>	Output Leakage Curr	ent			-50	μA	0–5.5V	$V_{OUT} = 0.5V; \overline{OE} = 2.0V$
l <sub>os</sub>	Output Short-Circuit (	Current	-100		-275	mA	Max	$V_{OUT} = 0.0V$
$I_{CEX}$	Output High Leakage	Current			50	μA	Max	$V_{OUT} = V_{CC}$
I <sub>zz</sub>	Bus Drainage Test				100	μA	0.0	$V_{OUT}$ = 5.5V; All Others $V_{CC}$ or GND
I <sub>CCH</sub>	Power Supply Curren	t			2.0	mA	Max	All Outputs HIGH
I <sub>CCL</sub>	Power Supply Curren	t			62	mA	Max	All Outputs LOW
I <sub>ccz</sub>	Power Supply Curren	t			2.0	mA	Max	$\overline{OE} = V_{CC}$ ; All Others at $V_{CC}$ or GND
I <sub>сст</sub>	Additional I <sub>CC</sub> /Input	Outputs Enabled			2.5	mA		$V_{I} = V_{CC} - 2.1V$
		Outputs TRI-STATE			2.5	mA	Max	Enable Input $V_1 = V_{CC} - 2.1V$
		Outputs TRI-STATE			2.5	mA		Data Input V <sub>I</sub> = V <sub>CC</sub> - 2.1V
								All Others at V <sub>CC</sub> or GND
I <sub>CCD</sub>	Dynamic I <sub>CC</sub>	No Load				mA/	Max	Outputs Open
	(Note 4)				0.30	MHz		$\overline{OE} = GND$ , (Note 3)
								One Bit Toggling, 50% Duty Cycle

Note 3: For 8-bit toggling,  $I_{CCD} < 0.8$  mA/MHz.

Note 4: Guaranteed, but not tested.

#### **DC Electrical Characteristics**

Symbol	Parameter	Min	Мах	Units	V <sub>cc</sub>	Conditions $C_L = 50 \text{ pF},$ $R_L = 500\Omega$
V <sub>OLP</sub>	Quiet Output Maximum Dynamic V <sub>OL</sub>		1.1	V	5.0	T <sub>A</sub> = 25°C (Note 5)
V <sub>OLV</sub>	Quiet Output Minimum Dynamic V <sub>OL</sub>		-0.45	V	5.0	$T_A = 25^{\circ}C(Note 5)$

Note 5: Max number of outputs defined as (n). n - 1 data inputs are driven 0V to 3V. One output at LOW.

## **AC Electrical Characteristics**

Symbol	Parameter	$T_{A} = -55^{\circ}C$ $V_{CC} = 4.5$ $C_{L} =$	Units	
		Min	Мах	
f <sub>max</sub>	Max Clock	150		MHz
	Frequency			
t <sub>PLH</sub>	Propagation Delay	1.5	6.9	ns
t <sub>PHL</sub>	CP to O <sub>n</sub>	1.5	6.9	
t <sub>PZH</sub>	Output Enable Time	0.8	6.5	ns
t <sub>PZL</sub>		1.2	6.5	
t <sub>PHZ</sub>	Output Disable Time	1.5	9.6	ns
t <sub>PLZ</sub>		1.5	7.2	

## **AC Operating Requirements**


Symbol	Parameter	54ABT $T_A = -55^{\circ}C \text{ to } +125^{\circ}C$ $V_{CC} = 4.5V \text{ to } 5.5V$ $C_L = 50 \text{ pF}$		Units
		Min	Мах	
t <sub>s</sub> (H)	Setup Time, HIGH	1.3		ns
t <sub>s</sub> (L)	or LOW D <sub>n</sub> to CP	1.3		
t <sub>h</sub> (H)	Hold Time, HIGH	1.5		ns
t <sub>h</sub> (L)	or LOW D <sub>n</sub> to CP	1.5		
t <sub>w</sub> (H)	Pulse Width, CP	3.3		ns
t <sub>w</sub> (L)	HIGH or LOW	3.3		

## Capacitance

Symbol	Parameter	Тур	Units	Conditions ( $T_A = 25^{\circ}C$ )
C <sub>IN</sub>	Input Capacitance	5.0	pF	$V_{CC} = 0V$
C <sub>OUT</sub> (Note 6)	Output Capacitance	11.0	pF	$V_{\rm CC} = 5.0 V$

Note 6:  $C_{OUT}$  is measured at frequency f = 1 MHz, per MIL-STD-883B, Method 3012.


www.national.com



V<sub>он</sub>

V<sub>OL</sub>

54ABT16374



#### LIFE SUPPORT POLICY

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT AND GENERAL COUNSEL OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- 2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

#### BANNED SUBSTANCE COMPLIANCE

National Semiconductor certifies that the products and packing materials meet the provisions of the Customer Products Stewardship Specification (CSP-9-111C2) and the Banned Substances and Materials of Interest Specification (CSP-9-111S2) and contain no "Banned Substances" as defined in CSP-9-111S2.

National Semiconductor Americas Customer Support Center Email: new.feedback@nsc.com Tel: 1-800-272-9959 National Semiconductor Europe Customer Support Center Fax: +49 (0) 180-530 85 86 Email: europe.support@nsc.com Deutsch Tel: +449 (0) 69 9508 6208 English Tel: +444 (0) 870 24 0 2171 Français Tel: +33 (0) 1 41 91 8790 National Semiconductor Asia Pacific Customer Support Center Email: ap.support@nsc.com National Semiconductor Japan Customer Support Center Fax: 81-3-5639-7507 Email: jpn.feedback@nsc.com Tel: 81-3-5639-7560

National does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and National reserves the right at any time without notice to change said circuitry and specifications.

www.national.com