August 1998

National Semiconductor

54ABT652 Octal Transceivers and Registers with TRI-STATE® Outputs

General Description

The 'ABT652 consists of bus transceiver circuits with D-type flip-flops, and control circuitry arranged for multiplexed transmission of data directly from the input bus or from the internal registers. Data on the A or B bus will be clocked into the registers as the appropriate clock <u>pin goes</u> to HIGH logic level. Output Enable pins (OEAB, <u>OEBA</u>) are provided to control the transceiver function.

- Multiplexed real-time and stored data
- A and B output sink capability of 48 mA, source capability of 24 mA
- Guaranteed latchup protection
- High impedance glitch free bus loading during entire power up and power down cycle
- Nondestructive hot insertion capability
- Standard Microcircuit Drawing (SMD) 5962-9324201


Features

Independent registers for A and B buses


Ordering Code:

Commercial	Package	Package Description		
	Number			
54ABT652J-QML	J24A	24-Lead Ceramic Dual-in-line		
54ABT652W-QML	W24C	24-Lead Cerpack		
54ABT652E-QML	E28A	28-Lead Ceramic Leadless Chip Carrier, Type C		


Connection Diagram



© 1998 National Semiconductor Corporation DS100220



Pin Descriptions Pin Names Description Data Register A Inputs/TRI-STATE Outputs $A_0 - A_7$ $B_0 - B_7$ Data Register B Inputs/TRI-STATE Outputs CPAB, CPBA Clock Pulse Inputs SAB, SBA Select Inputs OEAB, OEBA **Output Enable Inputs** Logic Diagram OEBA OEAB CPBA SBA



Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.


Functional Description

In the transceiver mode, data present at the HIGH impedance port may be stored in either the A or B register or both. The select (SAB, SBA) controls can multiplex stored and real-time.

The examples in *Figure 1* demonstrate the four fundamental bus-management functions that can be performed with the 'ABT652C.

Data on the A or B data bus, or both can be stored in the internal D flip-flop by LOW to HIGH transitions at the appropriate Clock Inputs (CPAB, CPBA) regardless of the Select or Output Enable Inputs. When SAB and SBA are in the real time transfer mode, it is also possible to store data without using the internal D flip-flops by simultaneously enabling OEAB and OEBA. In this configuration each Output reinforces its Input. Thus when all other data sources to the two sets of bus lines are in a HIGH impedance state, each set of bus lines will remain at its last state.

3



ctiona	l Desci	ription	(Continue	ed)			
Inputs					Inputs/Outputs (Note 1)		Operating Mode
OEBA	CPAB	СРВА	SAB	SBA	A ₀ thru A ₇	B ₀ thru B ₇	
н	H or L	H or L	Х	Х	Input	Input	Isolation
н	N	N	X	Х			Store A and B Data
н	N	H or L	Х	Х	Input	Not Specified	Store A, Hold B
н	N	N	X	Х	Input	Output	Store A in Both Registers
X	H or L	N	X	Х	Not Specified	Input	Hold A, Store B
L	N	N	X	Х	Output	Input	Store B in Both Registers
L	Х	Х	X	L	Output	Input	Real-Time B Data to A Bus
L	Х	H or L	Х	н			Store B Data to A Bus
	OEBA H H H	Input OEBA CPAB H HorL H N H N H N H N L N	Inputs OEBA CPAB CPBA H HorL HorL H N N H N HorL H N N H N N H N N H N N L N N L X X	InputsOEBACPABCPBASABHH or LH or LXHNM or LXHNH or LXHNNXHNNXXH or LNXLXXX	OEBACPABCPBASABSBAHHorLHorLXXHNNXXHNHorLXXHNHorLXXHNXXXHorLNXXXHorLNXXLNNXXLXXXL	Inputs/Out OEBA CPAB CPBA SAB SBA A ₀ thru A ₇ H H or L H or L X X Input H N N X X Input H N H or L X X Input H N H or L X X Input H N N X X Input L N N X L Output	Inputs/Outputs (Note 1) DEBA CPAB CPBA SAB SBA A ₀ thru A ₇ B ₀ thru B ₇ H H or L H or L X X Input Input H N N X X Input Input H N H or L X X Input Input H N N X X Input Output H N N X X Input Output H N N X X Input Output H N N X X Input Input H N N X X Input Output X Hor L N X X Output Input L X X X L Output Input

Х

Х

Н

L

Н

Н

н L H or L

н

н

Х

H or L

Х

Х

H or L

н

н

H = HIGH Voltage Level L = LOW Voltage Level X = Immaterial

N = LOW to HIGH Clock Transition

Note 1: The data output functions may be enabled or disabled by various signals at OEAB or OEBA inputs. Data input functions are always enabled, i.e., data at the bus pins will be stored on every LOW to HIGH transition on the clock inputs.

Input

Output

Output

Output

5

www.national.com

Real-Time A Data to B Bus

Stored A Data to B Bus and Stored B Data to A Bus

Stored A Data to B Bus

Absolute Maximum Ratings (Note 2)

•

Storage Temperature	-65°C to +150°C
Ambient Temperature under Bias	-55°C to +125°C
Junction Temperature under Bias	
Ceramic	–55°C to +175°C
V _{CC} Pin Potential to	
Ground Pin	-0.5V to +7.0V
Input Voltage (Note 3)	-0.5V to +7.0V
Input Current (Note 3)	-30 mA to +5.0 mA
Voltage Applied to Any Output	
in the Disable or	
or Power-Off State	-0.5V to +5.5V
in the HIGH State	–0.5V to V _{CC}
Current Applied to Output	
in LOW State (Max)	twice the rated I_{OL} (mA)
DC Latchup Source Current	–500 mA

Over Voltage Latchup (I/O)

Recommended Operating Conditions

Supply Voltage					
Military	+4.5V to +5.5V				
Minimum Input Edge Rate	$(\Delta V/\Delta t)$				
Data Input	50 mV/ns				
Enable Input	20 mV/ns				
Clock Input	100 mV/ns				
Note 2: Absolute maximum ratings are values beyond which the device may be damaged or have its useful life impaired. Functional operation under these conditions is not implied.					
Note 3: Either voltage limit or current limit is sufficie	nt to protect inputs.				

DC Electrical Characteristics

Symbol	Parameter	ABT652		Units	V _{cc}	Conditions	
		Min	Тур	Max			
VIH	Input HIGH Voltage	2.0			V		Recognized HIGH Signal
VIL	Input LOW Voltage			0.8	V		Recognized LOW Signal
V _{CD}	Input Clamp Diode Voltage			-1.2	V	Min	I _{IN} = -18 mA (Non I/O Pins)
V _{он}	Output HIGH 54ABT	2.5			V	Min	$I_{OH} = -3 \text{ mA}, (A_n, B_n)$
	Voltage 54ABT	2.0					$I_{OH} = -24 \text{ mA}, (A_n, B_n)$
V _{OL}	Output LOW 54ABT			0.55	V	Min	$I_{OL} = 48 \text{ mA}, (A_n, B_n)$
	Voltage						
I _{IH}	Input HIGH Current			2	μA	Max	V _{IN} = 2.7V (Non-I/O Pins) (Note 4)
							V _{IN} = V _{CC} (Non-I/O Pins)
I _{BVI}	Input HIGH Current			7	μA	Max	V _{IN} = 7.0V (Non-I/O Pins)
	Breakdown Test						
I _{BVIT}	Input HIGH Current			100	μA	Max	$V_{IN} = 5.5V (A_n, B_n)$
	Breakdown Test (I/O)						
I _{IL}	Input LOW Current			-2	μΑ	Max	V _{IN} = 0.5V (Non-I/O Pins) (Note 4)
							V _{IN} = 0.0V (Non-I/O Pins)
I _{IH} + I _{OZH}	Output Leakage Current			50	μA	0V-5.5V	$V_{OUT} = 2.7V (A_n, B_n);$
							\overline{OEBA} = 2.0V and OEAB = GND = 2.0V
$I_{IL} + I_{OZL}$	Output Leakage Current			-50	μA	0V-5.5V	$V_{OUT} = 0.5V (A_n, B_n);$
							\overline{OEBA} = 2.0V and OEAB = GND = 2.0V
l _{os}	Output Short-Circuit Current	-50		-180	mA	Max	$V_{OUT} = 0V (A_n, B_n)$
I _{CEX}	Output HIGH Leakage Current			50	μΑ	Max	$V_{OUT} = V_{CC} (A_n, B_n)$
I _{CCH}	Power Supply Current			250	μΑ	Max	All Outputs HIGH
I _{CCL}	Power Supply Current			30	mA	Max	All Outputs LOW
I _{ccz}	Power Supply Current			250	μΑ	Max	Outputs TRI-STATE;
							All others at V_{CC} or GND
I _{CCT}	Additional I _{CC} /Input			2.5	mA	Max	$V_{I} = V_{CC} - 2.1V$
							All others at V _{CC} or GND

Note 4: Guaranteed but not tested.

Note 5: For 8 outputs toggling, I_{CCD} < 1.4 mA/MHz.

Note 6: Guaranteed, but not tested.

www.national.com

10V

DC Electrical	Characteristics
----------------------	------------------------

Symbol	Parameter	Мах	Units	V _{cc}	Conditions C _L = 50 pF, R _L = 500Ω
V _{OLP}	Quiet Output Maximum Dynamic V _{OL}	1.2	V	5.0	$T_{A} = 25^{\circ}C$ (Note 7)
V _{OLV}	Quiet Output Minimum Dynamic V _{OL}	-1.8	V	5.0	$T_A = 25^{\circ}C$ (Note 7)

Note 7: Max number of outputs defined as (n). n – 1 data inputs are driven 0V to 3V. One output at LOW. Guaranteed, but not tested.

AC Electrical Characteristics


		54/	ABT		
		T _A = −55°C to +125°C			Fig. No.
Symbol	Parameter	V _{cc} = 4	Units		
		C _L =			
		Min	Max		
f _{max}	Max Clock Frequency	125		MHz	
t _{PLH}	Propagation Delay	1.4	7.8	ns	Figure
t _{PHL}	Clock to Bus	1.2	8.4		5
t _{PLH}	Propagation Delay	1.5	6.7	ns	Figure
t _{PHL}	Bus to Bus	1.5	6.7		5
t _{PLH}	Propagation Delay	1.2	6.9	ns	Figure
t _{PHL}	SBA or SAB to A _n to B _n	1.2	7.7		5
t _{PZH}	Enable Time	1.3	5.6	ns	Figure 7
t _{PZL}	\overline{OEBA} or OEAB to A_n or B_n	2.0	7.8		
t _{PHZ}	Disable Time	1.5	8.2	ns	Figure 7
t _{PLZ}	\overline{OEBA} or OEAB to A_n or B_n	1.5	7.3		


AC Operating Requirements


Symbol	Parameter	54 T _A = -55° V _{CC} = 4	Units	Fig. No.	
		C _L =			
	Γ	Min	Max		
t _S (H)	Setup Time, HIGH	3.5		ns	Figure 8
t _S (L)	or LOW Bus to Clock				
t _H (H)	Hold Time, HIGH	1.5		ns	Figure 8
t _H (L)	or LOW Bus to Clock				
t _W (H)	Pulse Width,	4.0		ns	Figure 6
t _w (L)	HIGH or LOW				
τ _W (L)	HIGH OF LOW				


Capacitance				
Symbol	Parameter	Max	Units	Conditions (T₄ = 25°C)
C _{IN}	Input Capacitance	14.0	pF	V _{CC} = 0V (non I/O pins)
C _{I/O} (Note 8)	I/O Capacitance	19.5	pF	$V_{\rm CC} = 5.0 V (A_{\rm n}, B_{\rm n})$

Note 8: C_{I/O} is measured at frequency, f = 1 MHz, per MIL-STD-883D, Method 3012.













12












16



National does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and National reserves the right at any time without notice to change said circuitry and specifications.