November 2002

54ABT543 **Octal Registered Transceiver with TRI-STATE® Outputs** A and B outputs have current sourcing capability of 24

General Description

The 'ABT543 octal transceiver contains two sets of D-type latches for temporary storage of data flowing in either direction. Separate Latch Enable and Output Enable inputs are provided for each register to permit independent control of inputting and outputting in either direction of data flow.


Features

- Back-to-back registers for storage
- Bidirectional data path

Ordering Code:

Military	Package	Package Description
	Number	
54ABT543J-QML	J24F	24-Lead Ceramic Dual-In-Line
54ABT543W-QML	W24C	24-Lead Cerpack
54ABT543E-QML	E28A	28-Lead Ceramic Leadless Chip Carrier, Type C

Connection Diagrams



- Separate controls for data flow in each direction
- Guaranteed latchup protection
- High impedance glitch free bus loading during entire power up and power down cycle
- Nondestructive hot insertion capability
- Standard Military Drawing (SMD) 5962-9231401

TRI-STATE® is a registered trademark of National Semiconductor Corporation.

© 2002 National Semiconductor Corporation DS100218

Pin Descriptions

Pin Names	Description
OEAB, OEBA	Output Enable Inputs
LEAB, LEBA	Latch Enable Inputs
CEAB, CEBA	Chip Enable Inputs
A ₀ -A ₇	Side A Inputs or
	TRI-STATE Outputs
B ₀ -B ₇	Side B Inputs or
	TRI-STATE Outputs

Functional Description

The 'ABT543 contains two sets of D-type latches, with separate input and output controls for each. For data flow from A to B, for example, the A to B Enable (\overline{CEAB}) input must be low in order to enter data from the A port or take data from the B port as indicated in the Data I/O Control Table. With \overline{CEAB} low, a low signal on (\overline{LEAB}) input makes the A to B latches transparent; a subsequent low to high transition of the \overline{LEAB} line puts the A latches in the storage mode and their outputs no longer change with the A inputs. With \overline{CEAB} and \overline{OEAB} both low, the B output buffers are active and reflect the data present on the output of the A latches. Control of data flow from B to A is similar, but using the \overline{CEBA} , \overline{LEBA} and \overline{OEBA} .

Data I/O Control Table


	Inputs		Latch Status	Output
CEAB	LEAB	OEAB		Buffers
Н	Х	Х	Latched	High Z
X	Н	Х	Latched	—
L	L	Х	Transparent	—
Х	Х	Н	—	High Z
L	Х	L	_	Driving

H = High Voltage Level

L = Low Voltage Level

X = Immaterial

Logic Diagram



www.national.com

54ABT543

Absolute Maximum Ratings (Note 1)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/ Distributors for availability and specifications.

Storage Temperature	–65°C to +150°C
Ambient Temperature under Bias	–55°C to +125°C
Junction Temperature under Bias	
Ceramic	–55°C to +175°C
V _{CC} Pin Potential to	
Ground Pin	-0.5V to +7.0V
Input Voltage (Note 2)	-0.5V to +7.0V
Input Current (Note 2)	-30 mA to +5.0
	mA
Voltage Applied to Any Output	
in the Disable or Power-Off State	-0.5V to +5.5V
in the HIGH State	–0.5V to $V_{\rm CC}$
Current Applied to Output	

in LOW State (Max) twice the rated I_{OL} (mA) DC Latchup Source Current -500 mA Over Voltage Latchup (I/O) 10V

–55°C to +125°C
+4.5V to +5.5V
$(\Delta V / \Delta t)$
50 mV/ns
20 mV/ns
100 mV/ns

DC Electrical Characteristics

Symbol	Parameter		ABT54	3	Units	V _{cc}	Conditions
		Min	Тур	Max			
V _{IH}	Input HIGH Voltage	2.0			V		Recognized HIGH Signal
V _{IL}	Input LOW Voltage			0.8	V		Recognized LOW Signal
V _{CD}	Input Clamp Diode Voltage			-1.2	V	Min	I _{IN} = -18 mA (Non I/O Pins)
V _{OH}	Output HIGH Voltage 54ABT	2.5					$I_{OH} = -3 \text{ mA}, (A_n, B_n)$
	54ABT	2.0			V	Min	$I_{OH} = -24 \text{ mA}, (A_n, B_n)$
V _{OL}	Output LOW Voltage 54ABT			0.55	V	Min	$I_{OL} = 48 \text{ mA}, (A_n, B_n)$
V _{ID}	Input Leakage Test	4.75			V	0.0	$I_{ID} = 1.9 \ \mu A$, (Non-I/O Pins)
							All Other Pins Grounded
I _{IH}	Input HIGH Current			5	μA	Max	V _{IN} = 2.7V (Non-I/O Pins) (Note 3)
							$V_{IN} = V_{CC}$ (Non-I/O Pins)
I _{BVI}	Input HIGH Current Breakdown Test	_		7	μA	Мах	$V_{IN} = 7.0V$ (Non-I/O Pins)
=	Input HIGH Current	_		100	μΑ	Max	$V_{IN} = 5.5V (A_n, B_n)$
I _{BVIT}	Breakdown Test (I/O)				μΑ	IVIAX	$V_{\rm IN} = 0.0 V (\Lambda_{\rm n}, D_{\rm n})$
I _{IL}	Input LOW Current			-5	μA	Max	V _{IN} = 0.5V (Non-I/O Pins)(Note 3)
							V _{IN} = 0.0V (Non-I/O Pins)
I _{IH} + I _{OZH}	Output Leakage Current			50	μΑ	0V-5.5V	$V_{OUT} = 2.7V (A_n, B_n);$ $\overline{OEAB} \text{ or } \overline{CEAB} = 2V$
I _{IL} + I _{OZL}	Output Leakage Current			-50	μA	0V-5.5V	$V_{OUT} = 0.5V (A_n, B_n);$ $\overline{OEAB} \text{ or } \overline{CEAB} = 2V$
l _{os}	Output Short-Circuit Current	-100		-275	mA	Max	$V_{OUT} = 0V (A_n, B_n)$
I _{CEX}	Output HIGH Leakage Current			50	μA	Max	$V_{OUT} = V_{CC} (A_n, B_n)$
I _{ZZ}	Bus Drainage Test			100	μA	0.0V	$V_{OUT} = 5.5V (A_n, B_n);$ All Others GND
I _{CCLH}	Power Supply Current			50	μA	Max	All Outputs HIGH
	Power Supply Current			30	mA	Max	All Outputs LOW
I _{ccz}	Power Supply Current			50	μA	Max	Outputs TRI-STATE
50L							All Others at V _{CC} or GND

DC Electrical Characteristics (Continued)

Symbol	Parameter		ABT543 U		ABT543		Units	V _{cc}	Conditions
		Min	Тур	Max					
I _{CCT}	Additional I _{CC} /Input			2.5	mA	Max	$V_{I} = V_{CC} - 2.1V$		
							All Others at V_{CC} or GND		
I _{CCD}	Dynamic I _{CC} No Load						Outputs Open, CEAB		
	(Note 3)			0.18	mA/MHz	Max	and $\overline{OEAB} = GND, \overline{CEBA} =$		
							V _{CC} , One Bit Toggling,		
							50% Duty Cycle, (Note 4)		

Note 1: Absolute maximum ratings are values beyond which the device may be damaged or have its useful life impaired. Functional operation under these conditions is not implied.

Note 2: Either voltage limit or current limit is sufficient to protect inputs.

Note 3: Guaranteed but not tested.

Note 4: For 8-bit toggling. $I_{CCD} < 1.4 \text{ mA/MHz}.$

DC Electrical Characteristics

						Conditions
Symbol	Parameter	Min	Max	Units	V _{cc}	C _L = 50 pF,
						R _L = 500Ω
V _{OLP}	Quiet Output Maximum Dynamic V _{OL}		1.1	V	5.0	$T_A = 25^{\circ}C$ (Note 5)
V _{OLV}	Quiet Output Minimum Dynamic V _{OL}		-0.45	V	5.0	$T_A = 25^{\circ}C(Note 5)$

Note 5: Max number of outputs defined as (n). n - 1 data inputs are driven 0V to 3V. One output at LOW.

AC Electrical Characteristics

Symbol	Parameter	$54ABT$ $T_{A} = -55^{\circ}C \text{ to } +125^{\circ}C$ $V_{CC} = 4.5V - 5.5V$ $C_{L} = 50 \text{ pF}$		Units	Fig. No.
		OL	Max	-	
t _{PLH}	Propagation Delay	1.6	6.4	ns	Figure 4
t _{PHL}	A_n to B_n or B_n to A_n	1.6	6.2		
t _{PLH} t _{PHL}	Propagation Delay $\overline{\text{LEAB}}$ to B_n , $\overline{\text{LEBA}}$ to A_n	1.6	6.6	ns	Figure 4
	\overline{OEBA} or \overline{OEAB} to A_n or B_n	1.6	6.4		
t _{PZH} t _{PZL}	Enable Time $\overline{\text{LEAB}}$ to B_n , $\overline{\text{LEBA}}$ to A_n	1.3	6.4	ns	Figure 6
	\overline{OEBA} or \overline{OEAB} to A_n or B_n	1.8	7.4		
t _{PHZ}	Disable Time	2.0	7.2	ns	Figure 6
t _{PLZ}	\overline{CEBA} or \overline{CEAB} to A_n or B_n	1.5	7.0		

www.national.com


		54ABT T _A = -55°C to +125°C		_	Fig
Symbol	Parameter		.5V–5.5V	Units	Fig.
eyee.			50 pF	e inte	
		Min	Max		
t _s (H)	Setup Time, HIGH or LOW	3.5		ns	Figure 7
t _S (L)	A_n or B_n to LEBA or LEAB	3.0			
t _H (H)	Hold Time, HIGH or LOW	2.0		ns	Figure 7
t _H (L)	A_n or B_n to \overline{LEBA} or \overline{LEAB}	2.0			
t _S (H)	Setup Time, HIGH or LOW	3.3		ns	Figure 7
t _S (L)	A_n or B_n to \overline{CEAB} or \overline{CEBA}	2.5			
t _H (H)	Hold Time, HIGH or LOW	2.0		ns	Figure 7
t _H (L)	A_n or B_n to \overline{CEAB} or \overline{CEBA}	2.0			

Capacitance

Symbol	Parameter	Тур	Units	Conditions: T _A = 25°C
C _{IN}	Input Capacitance	5.0	pF	$V_{CC} = 0V$ (non I/O pins)
C _{I/O} (Note 6)	Output Capacitance	11.0	pF	$V_{\rm CC} = 5.0 V (A_{\rm n}, B_{\rm n})$

Note 6: $C_{I/O}$ is measured at frequency, f = 1 MHz, PER MIL-STD-883, METHOD 3012.

AC Loading



*Includes jig and probe capacitance

Downloaded from Elcodis.com electronic components distributor

FIGURE 1. Standard AC Test Load





FIGURE 2. $V_M = 1.5V$ Input Pulse Requirements

Amplitude	Rep. Rate	t _w	t _r	t _f
3V	1 MHz	500 ns	2.5 ns	2.5 ns

FIGURE 3. Test Input Signal Requirements


5





www.national.com

Physical Dimensions inches (millimeters) unless otherwise noted

54ABT543







LIFE SUPPORT POLICY

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT AND GENERAL COUNSEL OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

National Semiconductor National Semiconductor National Semiconductor Corporation Europe Asia Pacific Customer Response Group Americas Fax: +49 (0) 180-530 85 86 Email: support@nsc.com Email: europe.support@nsc.com Tel: 65-2544466 Deutsch Tel: +49 (0) 69 9508 6208 English Tel: +44 (0) 870 24 0 2171 Fax: 65-2504466 Email: ap.support@nsc.com www.national.com Français Tel: +33 (0) 1 41 91 8790

National Semiconductor Japan Ltd. Tel: 81-3-5639-7560 Fax: 81-3-5639-7507

National does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and National reserves the right at any time without notice to change said circuitry and specifications.