

# 256Kx8 Monolithic SRAM

## FEATURES

- Access Times of 20, 25, 35, 45, 55ns
- Data Retention Function (LPA Versions)
- TTL Compatible Inputs and Outputs
- Fully Static, No Clocks
- Organized as 256Kx8
- Commercial, Industrial and Military Temperature Ranges
- JEDEC Approved Evolutionary Pinout
  - 32 pin Ceramic DIP, 0.6 mils wide (Package 9)
- Single +5V (±10%) Supply Operation


The EDI88257CA is a 2 Megabit 256Kx8 bit Monolithic CMOS Static RAM.

The 32 pin DIP pinout adheres to the JEDEC evolutionary standard for the two megabit device. The device is upgradeable to the 512Kx8 SRAM, the EDI88512CA. Pin 1 becomes the higher order address.

A Low Power version, EDI88257LPA, offers a data retention function for battery back-up operation. Military product is available compliant to Appendix A of MIL-PRF-38535.

This product is subject to change without notice.

FIGURE 1 – PIN CONFIGURATION





**ABSOLUTE MAXIMUM RATINGS**

Parameter	Value	Unit
Voltage on any pin relative to Vss	-0.5 to 7.0	V
Operating Temperature TA (Ambient)	-40 to +85	°C
	-55 to +125	°C
Storage Temperature, Ceramic	-65 to +150	°C
Power Dissipation	1.5	W
Output Current	20	mA
Junction Temperature, Tj	175	°C

NOTE:  
Stress greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions greater than those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

**TRUTH TABLE**

OE#	CS#	WE#	Mode	Output	Power
X	H	X	Standby	High Z	Icc2, Icc3
H	L	H	Output Deselect	High Z	Icc1
L	L	H	Read	Data Out	Icc1
X	L	L	Write	Data In	Icc1

**RECOMMENDED OPERATING CONDITIONS**

Parameter	Symbol	Min	Typ	Max	Unit
Supply Voltage	Vcc	4.5	5.0	5.5	V
Supply Voltage	Vss	0	0	0	V
Input High Voltage	VIH	2.2	—	Vcc +0.5	V
Input Low Voltage	VIL	-0.3	—	+0.8	V

**CAPACITANCE**

Parameter	Symbol	Condition	Max	Unit
Address Lines	CI	VIN = Vcc or Vss, f = 1.0MHz	12	pF
Data Lines	CO	VOUT = Vcc or Vss, f = 1.0MHz	14	pF

These parameters are sampled, not 100% tested.

**DC CHARACTERISTICS**

Vcc = 5V, TA = +25°C

Parameter	Symbol	Conditions	Min	Typ	Max	Units
Input Leakage Current	II	VIN = 0V to Vcc	-10	—	+10	µA
Output Leakage Current	ILO	VIO = 0V to Vcc	-10	—	+10	µA
Operating Power Supply Current	Icc1	WE#, CS# = VIL, IIO = 0mA, Min Cycle (20-25ns) (35-55ns)	—	—	225	mA
			—	—	200	mA
Standby (TTL) Power Supply Current	Icc2	CS# ≥ VIH, VIN ≤ VIL, VIN ≥ VIH	—	—	60	mA
Full Standby Power Supply Current	Icc3	CS# ≥ Vcc -0.2V VIN ≥ Vcc -0.2V or VIN ≤ 0.2V	C	—	25	mA
			LP	—	20	mA
Output Low Voltage	VOL	IOL = 8.0mA	—	—	0.4	V
Output High Voltage	VOH	IOH = -4.0mA	2.4	—	—	V

**AC TEST CONDITIONS**

Figure 1






Figure 2



Input Pulse Levels	Vss to 3.0V
Input Rise and Fall Times	5ns
Input and Output Timing Levels	1.5V
Output Load	Figure 1

NOTE: For tEHQZ, tGHQZ and tWLQZ, CL = 5pF Figure 2



**AC CHARACTERISTICS – READ CYCLE**

V<sub>CC</sub> = 5.0V, V<sub>SS</sub> = 0V, -55°C T<sub>A</sub> +125°C

Parameter	Symbol		20ns		25ns		35ns		45ns		55ns		Units
	JEDEC	Alt.	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	
Read Cycle Time	t <sub>AVAV</sub>	t <sub>RC</sub>	20		25		35		45		55		ns
Address Access Time	t <sub>AVQV</sub>	t <sub>AA</sub>		20		25		35		45		55	ns
Chip Enable Access Time	t <sub>ELQV</sub>	t <sub>ACS</sub>		20		25		35		45		55	ns
Chip Enable to Output in Low Z (1)	t <sub>ELQX</sub>	t <sub>CLZ</sub>	3		3		3		3		3		ns
Chip Disable to Output in High Z (1)	t <sub>EHQZ</sub>	t <sub>CHZ</sub>	0	8	0	10	0	15	0	20	0	20	ns
Output Hold from Address Change	t <sub>AVQX</sub>	t <sub>OH</sub>	0		0		0		0		0		ns
Output Enable to Output Valid	t <sub>GLQV</sub>	t <sub>OE</sub>		10		12		15		25		25	ns
Output Enable to Output in Low Z (1)	t <sub>GLQX</sub>	t <sub>OLZ</sub>	0		0		0		0		0		ns
Output Disable to Output in High Z(1)	t <sub>GHQZ</sub>	t <sub>OHZ</sub>	0	8	0	10	0	15	0	20	0	20	ns

1. This parameter is guaranteed by design but not tested.

**AC CHARACTERISTICS – WRITE CYCLE**

V<sub>CC</sub> = 5.0V, V<sub>SS</sub> = 0V, -55°C T<sub>A</sub> +125°C

Parameter	Symbol		20ns		25ns		35ns		45ns		55ns		Units
	JEDEC	Alt.	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	
Write Cycle Time	t <sub>AVAV</sub>	t <sub>WC</sub>	20		25		35		45		55		ns
Chip Enable to End of Write	t <sub>ELWH</sub>	t <sub>CW</sub>	15		17		25		30		30		ns
	t <sub>ELEH</sub>	t <sub>CW</sub>	15		17		25		30		30		ns
Address Setup Time	t <sub>AVWL</sub>	t <sub>AS</sub>	0		0		0		0		0		ns
	t <sub>AVEL</sub>	t <sub>AS</sub>	0		0		0		0		0		ns
Address Valid to End of Write	t <sub>AVWH</sub>	t <sub>AW</sub>	15		17		25		30		30		ns
	t <sub>AVEH</sub>	t <sub>AW</sub>	15		17		25		30		30		ns
Write Pulse Width	t <sub>WLWH</sub>	t <sub>WP</sub>	15		17		25		30		30		ns
	t <sub>WLEH</sub>	t <sub>WP</sub>	15		17		25		30		30		ns
Write Recovery Time	t <sub>WHAX</sub>	t <sub>WR</sub>	0		0		0		0		0		ns
	t <sub>EHAX</sub>	t <sub>WR</sub>	0		0		0		0		0		ns
Data Hold Time	t <sub>WHDX</sub>	t <sub>DH</sub>	0		0		0		0		0		ns
	t <sub>EHDX</sub>	t <sub>DH</sub>	0		0		0		0		0		ns
Write to Output in High Z (1)	t <sub>WLQZ</sub>	t <sub>WHZ</sub>	0	30	0	30	0	25	0	30	0	30	ns
Data to Write Time	t <sub>DVWH</sub>	t <sub>DW</sub>	10		12		20		25		25		ns
	t <sub>DVEH</sub>	t <sub>DW</sub>	10		12		20		25		25		ns
Output Active from End of Write (1)	t <sub>WHQX</sub>	t <sub>WLZ</sub>	0		0		0		0		0		ns

1. This parameter is guaranteed by design but not tested.




FIGURE 2 – TIMING WAVEFORM - READ CYCLE




FIGURE 3 – WRITE CYCLE - WE# CONTROLLED






FIGURE 4 – WRITE CYCLE - CS# CONTROLLED







DATA RETENTION CHARACTERISTICS (EDI88512LP ONLY)

-55°C TA +125°C


Characteristic	Sym	Conditions	Min	Typ	Max	Units
Low Power Version only						
Data Retention Voltage	V <sub>CC</sub>	V <sub>CC</sub> = 2.0V	2	-	-	V
Data Retention Quiescent Current	I <sub>CCDR</sub>	CS# ≥ V <sub>CC</sub> - 0.2V	-	-	2	μA
Chip Disable to Data Retention Time	t <sub>CDR</sub>	V <sub>IN</sub> ≥ V <sub>CC</sub> - 0.2V	0	-	-	ns
Operation Recovery Time	T <sub>R</sub>	or V <sub>IN</sub> ≤ 0.2V	t <sub>AVAV</sub>	-	-	ns

FIGURE 5 – DATA RETENTION - CS# CONTROLLED





PACKAGE 9: 32 PIN SIDEBRAZED CERAMIC DIP (600mils wide)



ALL DIMENSIONS ARE IN INCHES

ORDERING INFORMATION

EDI 8 8257 CA X X X

WHITE ELECTRONIC DESIGNS

SRAM

ORGANIZATION, 256Kx8

TECHNOLOGY:

CA = CMOS Standard Power

LPA = Low Power

ACCESS TIME (ns)

PACKAGE TYPE:

C = 32 lead Sidebrazed DIP, 600 mil (Package 9)

DEVICE GRADE:

B = MIL-STD-883 Compliant

M = Military Screened -55°C to +125°C

I = Industrial -40°C to +85°C

C = Commercial 0°C to +70°C