

1/4-Inch VGA CMOS Active-Pixel Digital Image Sensor

MT9V011IA9STC ES

Features

- DigitalClarity™ CMOS Imaging Technology
- Ultra low-power, low cost CMOS image sensor
- Superior low-light performance
- Simple two-wire serial interface
- Auto black level calibration
- Window Size: VGA, programmable to any smaller format (QVGA, CIF)
- Programmable Controls: Gain, frame rate, left-right and top-bottom image reversal, window size and panning

Applications

- Cellular phones
- PDAs
- PC Cameras
- Toys and other battery-powered products

Description

The Aptina® MT9V011 is a 1/4-inch VGA-format CMOS active-pixel digital image sensor. The active imaging pixel array is 649H x 489V. It incorporates sophisticated camera functions on-chip such as windowing, column and row mirroring. It is programmable through a simple two-wire serial bus interface and has very low power consumption.

The MT9V011 features DigitalClarity—Aptina's breakthrough low-noise CMOS imaging technology that achieves CCD image quality (based on signal-to-noise ratio and low-light sensitivity) while maintaining the inherent size, cost and integration advantages of CMOS.

Table 1: Key Performance Parameters

parameter	typical value
Optical Format	1/4-inch (4:3)
Active Imager Size	3.58mm(H) x 2.69mm(V), 4.48mm Diagonal
Active Pixels	640H x 480V

parameter	typical value	
Pixel Size	5.6µm x 5.6µm	
Color Filter Array	RGB Bayer Pattern	
Shutter Type	Electronic Rolling Shutter (ERS)	
Maximum Data Rate/ Master Clock	13.5 MPS/27 MHz	
Frame Rate	VGA (640 x 480)	30 fps at 27 MHz
	CIF (352 x 288)	Programmable up to 60 fps
	QVGA (320 x 240)	Programmable up to 90 fps
ADC Resolution	10-bit, on-chip	
Responsivity	2.0 V/lux-sec (550nm)	
Dynamic Range	60dB	
SNR _{MAX}	45dB	
Supply Voltage	2.8V ±0.25V	
Power Consumption	70mW at 2.8V, 27 MHz, 30 fps	
Operating Temperature	-20°C to +60°C	
Packaging	44-Ball IBGA	

- The sensor can be operated in its default mode or programmed by the user for frame size, exposure, gain setting, and other parameters. The default mode outputs a VGA-size image at 30 frames per second (fps). An on-chip analog-to-digital converter (ADC) provides 10 bits per pixel. FRAME_VALID and LINE_VALID signals are output on dedicated pins, along with a pixel clock which is synchronous with valid data.

Table of Contents

Features	1
Applications	1
Description	1
Pixel Data Format	8
Pixel Array Structure	8
Output Data Format	9
Output Data Timing	10
Frame Timing Formulas	11
Serial Bus Description	12
Protocol	12
Sequence	12
Bus Idle State	12
Start Bit	13
Stop Bit	13
Slave Address	13
Data Bit Transfer	13
Acknowledge Bit	13
No-Acknowledge Bit	13
Two-Wire Serial Interface Sample Read and Write Sequences	14
16-Bit Write Sequence	14
16-Bit Read Sequence	14
Eight-Bit Write Sequence	15
Eight-Bit Read Sequence	15
Feature Description	16
Window Control	16
Blanking Control	16
Pixel Integration Control	16
Pixel Clock Speed	17
Reset	17
Digital Zoom	17
True Decimation mode	18
Read Mode	18
Column Mirror image	18
Row Mirror Image	19
Column and Row Skip	19
Line Valid	19
Recommended Gain Settings	20
Electrical Specifications	21
Propagation Delays for PIXCLK and Data Out Signals	23
Propagation Delays for FRAME_VALID and LINE_VALID Signals	23
Two-Wire Serial Bus Timing	25
Data Sheet Designation	28
Revision History	29

Figure 1:	Block Diagram	5
Figure 2:	Typical Configuration (Connection)	5
Figure 3:	44-Ball IBGA Package Pinout	6
Figure 4:	Pixel Array Description	8
Figure 5:	Pixel Color Pattern Detail (Top Right Corner)	8
Figure 6:	Spatial Illustration of Image Readout	9
Figure 7:	Timing Example of Pixel Data	10
Figure 8:	Row Timing and FRAME_VALID/LINE_VALID Signals	10
Figure 9:	Timing Diagram Showing a Write to Reg0x09 with the Value 0x0284	14
Figure 10:	Timing Diagram Showing a Read from Reg0x09; Returned Value 0x0284	14
Figure 11:	Timing Diagram Showing a Write to Reg0x09 with the Value 0x0284	15
Figure 12:	Timing Diagram Showing a Read from Reg0x09; Returned Value 0x0284	15
Figure 13:	Readout of 4 Pixels in Normal and Zoom 2x Output Mode	18
Figure 14:	Readout of 8 Pixels in Normal and 2x Decimation Output Mode	18
Figure 15:	Readout of 6 Pixels in Normal and Column Mirror Output Mode	18
Figure 16:	Readout of 6 Rows in Normal and Row Mirror Output Mode	19
Figure 17:	Readout of 8 Pixels in Normal and Column Skip Output Mode	19
Figure 18:	Different Line Valid Formats	19
Figure 19:	Propagation Delays for PIXCLK and Data Out Signals	23
Figure 20:	Propagation Delays for FRAME_VALID and LINE_VALID Signals	23
Figure 21:	Data Output Timing Diagram	24
Figure 22:	Serial Host Interface Start Condition Timing	25
Figure 23:	Serial Host Interface Stop Condition Timing	25
Figure 24:	Serial Host Interface Data Timing for Write	25
Figure 25:	Serial Host Interface Data Timing for Read	25
Figure 26:	Acknowledge Signal Timing After an 8-bit Write to the Sensor	26
Figure 27:	Acknowledge Signal Timing After an 8-bit Read from the Sensor	26
Figure 28:	Spectral Response	26
Figure 29:	Image Center Offset	27
Figure 30:	44-Ball IBGA Package Outline Drawing	28



List of Tables

Table 1:	Key Performance Parameters	1
Table 2:	Ball Description	6
Table 3:	Frame Time	11
Table 4:	Constant Value	11
Table 5:	Frame Time—Master Clock	11
Table 6:	Vertical Blanking	16
Table 7:	Recommended Gain Settings	20
Table 8:	DC Electrical Characteristics	21
Table 9:	AC Electrical Characteristics	22

Figure 1: Block Diagram






Figure 2: Typical Configuration (Connection)



Note: 1.5KΩ resistor value is recommended, but may be higher for slower two-wire speed.

Figure 3: 44-Ball IBGA Package Pinout



Top View
(Ball Down)

Table 2: Ball Description

Ball number	name	type	description
G5, G6	VAA	Power	Analog Power (2.8V).
F7	VAAPIX	Power	Pixel Power (2.8V).
A6, B2, B4, B6, B7, C5, E5, F2	VDD	Power	Digital Power Supply (2.8V).
A1, A4, A7, C7, D1, D7, G1, G4	DGND	Ground	Digital Ground.
F5, G7	AGND	Ground	Analog Ground.
G2	CLKIN	Input	Master Clock into sensor (27 MHz maximum).
D6	OE#	Input	Output_Enable_Bar pin. When HIGH: disables the pixel data output drivers.
E6	RESET#	Input	Asynchronous reset of sensor when LOW. All registers assume factory defaults.
C6	SCAN_EN	Input	Tie to Digital Ground.
F3	SCLK	Input	Serial Clock.
E7	STANDBY	Input	When HIGH: disables the imager.

Table 2: Ball Description (continued)


Ball number	name	type	description
G3	SDATA	Bidirectional	Serial Data I/O.
D2	DOUT0	Output	Pixel Data Output Bit 0, D0 (LSB).
C1	DOUT1	Output	Pixel Data Output Bit 1, D1.
C2	DOUT2	Output	Pixel Data Output Bit 2, D2.
B1	DOUT3	Output	Pixel Data Output Bit 3, D3.
A2	DOUT4	Output	Pixel Data Output Bit 4, D4.
B3	DOUT5	Output	Pixel Data Output Bit 5, D5.
A3	DOUT6	Output	Pixel Data Output Bit 6, D6.
C3	DOUT7	Output	Pixel Data Output Bit 7, D7.
A5	DOUT8	Output	Pixel Data Output Bit 8, D8.
B5	DOUT9	Output	Pixel Data Output Bit 9, D9 (MSB).
F1	FRAME_VALID	Output	Active HIGH during frame of valid pixel data.
E3	LINE_VALID	Output	Active HIGH during line of selectable valid pixel data (see Reg0x20 for options).
E1	PIXCLK	Output	Pixel Clock Output. Pixel data outputs are valid during rising edge of this clock. Frequency = 1/2 (master clock).
E2, F4, F6	NC	—	No connect.

Pixel Data Format

Pixel Array Structure


The MT9V011's pixel array is 668 columns by 496 rows. The first 18 columns and the first 6 rows of pixels are optically black and can be used to monitor the black level. The last column and the last row of pixels are also optically black. The black row data is used internally for automatic black level adjustment. There are 649 columns by 489 rows of optically active pixels, which provides a four-pixel boundary around the VGA (640 x 480) image to avoid boundary affects during color interpolation and correction. The additional active column and additional active row are used to allow horizontally and vertically mirrored readout to also start on the same color pixel, as shown in Figure 4.

Figure 4: Pixel Array Description



The MT9V011 uses the RGB Bayer color pattern. Even numbered rows contain green and red color pixels, and odd numbered rows contain blue and green color pixels. Likewise, even numbered columns contain green and blue color pixels, and odd numbered columns contain red and green color pixels.

Figure 5: Pixel Color Pattern Detail (Top Right Corner)



Output Data Format

The MT9V011 image data is read-out in a progressive scan. Valid image data is surrounded by horizontal and vertical blanking, as shown in Figure 6. The amount of horizontal and vertical blanking is programmable through Reg0x05 and Reg0x06, respectively. LINE_VALID is HIGH during the shaded region of the figure. See “Output Data Timing” on page 10 for the description of FRAME_VALID timing.


Figure 6: Spatial Illustration of Image Readout

$P_{0,0} P_{0,1} P_{0,2} \dots P_{0,n-1} P_{0,n}$ $P_{1,0} P_{1,1} P_{1,2} \dots P_{1,n-1} P_{1,n}$ VALID IMAGE	00 00 00 00 00 00 00 00 00 00 00 00 HORIZONTAL BLANKING
$P_{m-1,0} P_{m-1,1} \dots P_{m-1,n-1} P_{m-1,n}$ $P_{m,0} P_{m,1} \dots P_{m,n-1} P_{m,n}$ VERTICAL BLANKING	00 00 00 00 00 00 00 00 00 00 00 00 VERTICAL/HORIZONTAL BLANKING

Output Data Timing

The data output of the MT9V011 is synchronized with the PIXCLK output. When LINE_VALID is HIGH, one 10-bit pixel datum is output every PIXCLK period.


Figure 7: Timing Example of Pixel Data



The rising edges of the PIXCLK signal are nominally timed to occur one-half of a master clock period after the DOUT edges. This allows PIXCLK to be used as a clock to latch the data. The PIXCLK is HIGH for one complete master clock period and then LOW for one complete master clock period. It is continuously enabled, even during the blanking period. The MT9V011 can be programmed to move the PIXCLK edge relative to the DOUT transitions from +1 to -1 master clock, in steps of one-half of a master clock. This can be achieved by programming the corresponding bits in Reg0x07.

The parameters P, A, and Q in Figure 8 are defined in Table 3.

Figure 8: Row Timing and FRAME_VALID/LINE_VALID Signals



Frame Timing Formulas

Table 3: Frame Time

Parameter	Name	Equation	Default Timing At 27 MHz
A	Active Data Time	$(\text{Reg0x04} + 1) \times (\text{Reg0x0A} + 2)$	640 pixel clocks = 1280 master = 47.4 μ s
P	Frame Start/End Blanking	$6 \times (\text{Reg0x0A} + 2)$	6 pixel clocks = 12 master = 0.44 μ s
Q	Horizontal Blanking	$(113 + \text{Reg0x05}) \times (\text{Reg0x0A} + 2)$ (minimum Reg0x05 value = 9)	244 pixel clocks = 488 master = 18.07 μ s
A+Q	Row Time	$(\text{Reg0x04} + 1 + 113 + \text{Reg0x05}) \times (\text{Reg0x0A} + 2)$	884 pixel clocks = 1,768 master = 65.48 μ s
V	Vertical Blanking	$(\text{Reg0x06} + 1) \times (A + Q) + (Q - 2 \times P)$	25,868 pixel clocks = 51,736 master = 1.92ms
$N_{\text{rows}} \times (A + Q)$	Frame Valid Time	$(\text{Reg0x03} + 1) \times (A + Q) - (Q - 2 \times P)$	424,088 pixel clocks = 848,176 master = 31.41ms
F	Total Frame Time	$(\text{Reg0x03} + 1 + \text{Reg0x06} + 1) \times (A + Q)$	449,956 pixel clocks = 899,912 master = 33.33ms

The constant 113 in the formulas in Table 3 is the constant value in default mode, when 8 dark columns are read out through Reg0x30. The constant follows the dark columns read out as shown in Table 4.

Sensor timing is shown above in terms of pixel clock and master clock cycles (please refer to Figure 7). The recommended master clock frequency is 27 MHz.

Table 4: Constant Value

Reg 0x30, bit 1:0	Constant	
1x	121	For 16 columns
01	113	For 8 columns
00	107	For no dark columns read, no row-wise noise correction applied

The vertical blanking and total frame time equations assume that the number of integration rows (bits 11 through 0 of Reg0x09) is less than the number of active plus blanking rows ($\text{Reg0x03} + 1 + \text{Reg0x06} + 1$). If this is not the case, the number of integration rows must be used instead to determine the frame time, as shown in Table 5.

Table 5: Frame Time—Master Clock

Parameter	Name	Equation (master clock)	Default Timing
V'	Vertical Blanking (long integration time)	$(\text{Reg0x09} - \text{Reg0x03}) \times (A + Q) + (Q - 2 \times P)$	25,868 pixel clocks = 51,736 master = 1.92 ms
F'	Total Frame Time (long integration time)	$(\text{Reg0x09} + 1) \times (A + Q)$	449,956 pixel clocks = 899,912 master = 33.33ms

Serial Bus Description

Registers are written to and read from the MT9V011 through the two-wire serial interface bus. The sensor is a serial interface slave and is controlled by the serial clock (SCLK), which is driven by the serial interface master. Data is transferred into and out through the MT9V011 serial data (SDATA) line. The SDATA line is pulled up to VDD off-chip by a 1.5K Ω resistor. Either the slave or master device can pull the SDATA line down—the serial interface protocol determines which device is allowed to pull the SDATA line down at any given time. The registers are 16 bits wide, and can be accessed through 16- or 8-bit two-wire serial bus sequences.

Protocol

The two-wire serial interface defines several different transmission codes, as follows:

- a start bit
- the slave device 8-bit address
- a(n) (no) acknowledge bit
- an 8-bit message
- a stop bit

Sequence

A typical read or write sequence begins by the master sending a start bit. After the start bit, the master sends the slave device's 8-bit address. The last bit of the address determines if the request will be a read or a write, where a "0" indicates a write and a "1" indicates a read. The slave device acknowledges its address by sending an acknowledge bit back to the master.

If the request was a write, the master then transfers the 8-bit register address to which a write should take place. The slave sends an acknowledge bit to indicate that the register address has been received. The master then transfers the data eight bits at a time, with the slave sending an acknowledge bit after each eight bits. The MT9V011 uses 16-bit data for its internal registers, thus requiring two 8-bit transfers to write to one register. After 16 bits are transferred, the register address is automatically incremented, so that the next 16 bits are written to the next register address. The master stops writing by sending a start or stop bit.

A typical read sequence is executed as follows. First the master sends the write-mode slave address and 8-bit register address, just as in the write request. The master then sends a start bit and the read-mode slave address. The master then clocks out the register data eight bits at a time. The master sends an acknowledge bit after each 8-bit transfer. The register address is auto-incremented after every 16 bits is transferred. The data transfer is stopped when the master sends a no-acknowledge bit. The MT9V011 allows for 8-bit data transfers through the two-wire serial interface by writing (or reading) the most significant eight bits to the register and then writing (or reading) the least significant eight bits to Reg0x80 (128).

Bus Idle State

The bus is idle when both the data and clock lines are HIGH. Control of the bus is initiated with a start bit, and the bus is released with a stop bit. Only the master can generate the start and stop bits.

Start Bit

The start bit is defined as a HIGH-to-LOW transition of the data line while the clock line is HIGH.

Stop Bit

The stop bit is defined as a LOW-to-HIGH transition of the data line while the clock line is HIGH.

Slave Address

The 8-bit address of a two-wire serial interface device consists of seven bits of address and 1 bit of direction. A “0” in the LSB of the address indicates write mode, and a “1” indicates read mode. The write address of the sensor is 0xBA, while the read address is 0xBB.

Data Bit Transfer

One data bit is transferred during each clock pulse. The two-wire serial interface clock pulse is provided by the master. The data must be stable during the HIGH period of the serial clock—it can only change when the two-wire serial interface clock is LOW. Data is transferred eight bits at a time, followed by an acknowledge bit.

Acknowledge Bit

The master generates the acknowledge clock pulse. The transmitter (which is the master when writing, or the slave when reading) releases the data line, and the receiver indicates an acknowledge bit by pulling the data line low during the acknowledge clock pulse.

No-Acknowledge Bit


The no-acknowledge bit is generated when the data line is not pulled down by the receiver during the acknowledge clock pulse. A no-acknowledge bit is used to terminate a read sequence.

Two-Wire Serial Interface Sample Read and Write Sequences

16-Bit Write Sequence

A typical write sequence for writing 16 bits to a register is shown in Figure 9. A start bit given by the master, followed by the write address, starts the sequence. The image sensor will then give an acknowledge bit and expects the register address to come first, followed by the 16-bit data. After each 8-bit the image sensor will give an acknowledge bit. All 16 bits must be written before the register will be updated. After 16 bits are transferred, the register address is automatically incremented, so that the next 16 bits are written to the next register. The master stops writing by sending a start or stop bit.


Figure 9: Timing Diagram Showing a Write to Reg0x09 with the Value 0x0284



16-Bit Read Sequence

A typical read sequence is shown in Figure 10. First the master has to write the register address, as in a write sequence. Then a start bit and the read address specifies that a read is about to happen from the register. The master then clocks out the register data eight bits at a time. The master sends an acknowledge bit after each 8-bit transfer. The register address is auto-incremented after every 16 bits is transferred. The data transfer is stopped when the master sends a no-acknowledge bit.


Figure 10: Timing Diagram Showing a Read from Reg0x09; Returned Value 0x0284



Eight-Bit Write Sequence

To be able to write one byte at a time to the register a special register address is added. The 8-bit write is done by first writing the upper eight bits to the desired register and then writing the lower eight bits to the special register address (Reg0x80). The register is not updated until all 16 bits have been written. It is not possible to just update half of a register. In Figure 11 a typical sequence for 8-bit writing is shown. The second byte is written to the special register (Reg 0x80).


Figure 11: Timing Diagram Showing a Write to Reg0x09 with the Value 0x0284



Eight-Bit Read Sequence

To read one byte at a time the same special register address is used for the lower byte. The upper eight bits are read from the desired register. By following this with a read from the special register (Reg0x80) the lower eight bits are accessed (Figure 12). The master sets the no-acknowledge bits shown.

Figure 12: Timing Diagram Showing a Read from Reg0x09; Returned Value 0x0284



Feature Description

Window Control

Reg0x01 Row Start, Reg0x02 Column Start, Reg0x03 Window Height (row size), and Reg0x04 Window Width (column size)

These registers control the size and starting coordinates of the window. By changing these registers, any image format smaller than or equal to VGA can be specified.

Blanking Control

Reg0x05 Horizontal Blanking, and Reg0x06 Vertical Blanking

Blanking Control:

These registers control the blanking time in a row (called column fill-in or horizontal blanking) and between frames (vertical blanking).

- Horizontal blanking is specified in terms of pixel clocks.
- Vertical blanking is specified in terms of row readout times. (The programmed value is one less than the actual value.)

The actual imager timing can be calculated using Table 3 on page 11 which describes "Row Timing and FRAME_VALID/LINE_VALID Signals."

The number of dark rows read out depends on the vertical blanking set as shown in the Table 6.

Table 6: Vertical Blanking

Reg0x06	# dark rows
0	0
1-2	2
3+	4

Pixel Integration Control

Reg0x09 Shutter Width, and Reg0x0C Shutter Delay

These registers (along with the Window Size and horizontal blanking registers) control the integration time for the pixels.

Reg0x09: number of rows of integration, default = 0x01FC (508)

Reg0x0C: reset delay, default = 0x0000 (0). This is the number of master clocks that the timing and control logic waits before asserting the reset for a given row.

The actual total integration time, t_{INT} , is:

$t_{INT} =$

Reg0x09 x Row Time - Overhead time - Reset delay, where:

Row Time = (Reg0x04 + 1 + 113 + Reg0x05) x (Reg0x0A + 2) master clock periods

Overhead time = K x 57 master clock periods

Reset delay = K x Reg0x0C master clock periods

If the value in Reg0x0C exceeds $(\text{row time} - 444)/K$ master clock cycles, the row time will be extended by $(K \times \text{Reg0x0C} - (\text{row time} - 444))$ clock cycles.

Where :

$K = 4$ when Reg0x07[4] = 0, and

$K = 2$ when Reg0x07[4] = 1

In this expression the row time term corresponds to the number of rows integrated. The overhead time is the time between the READ cycle and the RESET cycle, and the final term is the effect of the reset delay.

Typically, the value of Reg0x09 (Shutter Width) is limited to the number of rows per frame (which includes vertical blanking rows), such that the frame rate is not affected by the integration time. If Reg0x09 is increased beyond the total number of rows per frame, the MT9V011 will add additional blanking rows as needed. A second constraint is that t_{INT} must be adjusted to avoid banding in the image from light flicker. Under 60 Hz flicker, this means t_{INT} must be a multiple of 1/120 of a second. Under 50 Hz flicker, t_{INT} must be a multiple of 1/100 of a second.

Pixel Clock Speed

Reg0x0A Pixel Clock Speed

The pixel clock speed is set by Reg0x0A. The pixel clock period will be the number set plus two master clock cycles. The default value is 0, which is equal to 2 master clock cycles. With a master clock frequency of 27 MHz the PIXCLK frequency will be 13.5 MHz. The pixel clock out can be shifted relative to the data out by setting bit 8-11 of Reg0x07 appropriately.

Reset

Reg0x0D Reset

This register is used to reset the sensor to its default, power-up state. To reset the MT9V011, first write a “1” into bit 0 of this register, then write a “0” into bit 0 to resume operation.


Digital Zoom

Reg0x1E Digital Zoom/True decimation

In zoom mode, the pixel data rate is slowed down by a factor of either 2 or 4, and either 1 or 3 additional blank rows are added between each output row. This is designed to give the controller logic time to repeat data to fill in a window that is either 2 or 4 times larger with repeated data.

The pixel clock speed is not affected by this operation, and the output data for each pixel is valid for either 2 or 4 pixel clocks. In zoom by 2 mode, every row is followed by a blank row (with its own line valid, but all data bits = 0) of equal time. In zoom by 4 mode, every row is followed by three blank rows. The combination of this register and an appropriate change to the window sizing registers allows the user to zoom to a region of interest without affecting the frame rate.

Figure 13: Readout of 4 Pixels in Normal and Zoom 2x Output Mode




True Decimation mode

Reg0x1E Digital Zoom/True decimation

True decimation mode is intended for use in sensors without color filtering. There are three modes with different amount of decimation. In decimate 2x every other column and row are skipped. In decimate 4x three rows/columns will be skipped for every row/column read out, and in decimate 8x seven rows/columns will be skipped for every row/column read out. Decimate 2x is shown in Figure 14. In decimation mode the global gain register should be used to set the gain.

Figure 14: Readout of 8 Pixels in Normal and 2x Decimation Output Mode




Read Mode

Column Mirror image

By setting bits 14 and 5 of Reg0x20 the readout order of the columns will be reversed, as shown in Figure 15.


Figure 15: Readout of 6 Pixels in Normal and Column Mirror Output Mode



Row Mirror Image

By setting bits 15 and 7 of Reg0x20 the readout order of the rows will be reversed, as shown in Figure 16.


Figure 16: Readout of 6 Rows in Normal and Row Mirror Output Mode



Column and Row Skip

By setting bit 3 of Reg0x20 only half of the columns set will be read out, as shown in Figure 17. The row skip works in the same way and will only read out two out of four rows. For both row and column skip the number of rows/columns read out will be half of what is set in Reg0x03 and Reg0x04.


Figure 17: Readout of 8 Pixels in Normal and Column Skip Output Mode



Line Valid

By setting bit 9 and 10 of Reg0x20 the line valid signal can get three different output formats. The formats are shown in Figure 18 when reading out four rows and two vertical blanking rows. In the last format the line valid signal is the XOR between the continuously line valid signal and the frame valid signal.

Figure 18: Different Line Valid Formats



Recommended Gain Settings

The gains for green1, blue, red, and green2 pixels are set by registers Reg0x2B, Reg0x2C, Reg0x2D, and Reg0x2E, respectively. Gain can also be set globally by Reg0x35. The analog gain is set by bits[8:0] of the corresponding register as following:

$$\text{Gain} = (\text{Bit}[8] + 1) \times (\text{Bit}[7] + 1) \times (\text{Bit}[6:0]/32)$$

Digital gain is set by bits 9 and 10 of the same registers.

The analog gain circuitry (pre-ADC) is designed to offer signal gains from 1 to 15.875.

The minimum gain of 1 (register set to 0x0020) corresponds to the lowest setting where the pixel signal is guaranteed to saturate the ADC under all specified operating conditions. Any reduction of the gain below this value may cause the sensor to saturate at ADC output values less than the maximum, under certain conditions. It is recommended that this guideline be followed at all times.

Since bits 7 and 8 of the gain registers are multiplicative factors for the gain settings, there are alternative ways of achieving certain gains. Some settings offer superior noise performance to others, while the same overall gain. Table 7 lists the recommended gain settings.

Table 7: Recommended Gain Settings

desired gain	Recommended Settings (Gain Registers)	Conversion formula (arithmetic)
1.000 to 1.969	0x0020 to 0x003F	(Register value)/32
2.000 to 7.938	0x00A0 to 0x00FF	(Register value - 128)/16
8.000 to 15.875	0x01C0 to 0x01FF	(Register value - 384)/8

Electrical Specifications

Table 8: DC Electrical Characteristics
(VDD = VAA = 2.8 ±0.25V; T_A = Ambient = 25°C; 30 fps at 27 MHz)

Symbol	Definition	Condition	Min	typ	Max	Unit	notes
V _{IH}	Input High Voltage		VDD-0.25		VDD+0.25	V	
V _{IL}	Input Low Voltage		-0.3		0.8	V	
I _{IIN}	Input Leakage Current	No Pull-up Resistor; V _{IN} = VDD or DGND	-5		5	μA	
V _{OH}	Output High Voltage		VDD-0.2			V	
V _{OL}	Output Low Voltage				0.2	V	
I _{OH}	Output High Current				5.0	mA	
I _{OL}	Output Low Current				5.0	mA	
I _{OZ}	Tri-state Output Leakage Current				5.0	μA	
I _{AA}	Analog Operating Current	CLKIN = 27 MHz; default setting, C _{LOAD} = 10pF	14.0	20.0	28.0	mA	
I _{DD}	Digital Operating Current	CLKIN = 27 MHz; default setting, C _{LOAD} = 10pF	3.0	5.0	8.0	mA	
I _{AA Standby}	Analog Standby Supply Current	STDBY = VDD	0.0	0.0	5.0	μA	1, 2
I _{DD Standby}	Digital Standby Supply Current	STDBY = VDD	0.0	1.0	5.0	μA	1, 2

- Note:
1. To place the chip in standby mode, first raise STANDBY to VDD, then wait two master clock cycles before turning off the master clock. Two master clock cycles are required to place the analog circuitry into standby, low-power mode.
 2. When STANDBY is de-asserted, standby mode is exited immediately (within several master clocks), but the current frame and the next two frames will be invalid. The fourth frame will contain a valid image.

Table 9: AC Electrical Characteristics
(VDD = VAA = 2.8 ±0.25V; T_A = Ambient = 25°C; 30 fps at 27 MHz)

Symbol	Definition	Condition	Min	Typ	Max	Unit	notes
f _{CLKIN}	Input Clock Frequency			27	27	MHz	
	Clock Duty Cycle		45	50	55	%	1
t _R	Input Clock Rise Time			2.5		ns	
t _F	Input Clock Fall Time			2.0		ns	
t _{PLHP} t _{PHLP}	CLKIN to PIXCLK propagation delay: LOW-to-HIGH HIGH-to-LOW	CLOAD = 10pF		12.0 10.0		ns	
t _{DSETUP} t _{DHOLD}	PIXCLK to DOUT(9:0) Setup Time Hold Time	CLOAD = 10pF		15.0 14.0		ns	
t _{OH}	Data Hold Time from PIXCLK falling edge			9.0		ns	
t _{PLHF,L} t _{PHLF,L}	CLKIN to FRAME_VALID and LINE_VALID propagation delay: LOW-to-HIGH, HIGH-to-LOW	CLOAD = 10pF		12.0 11.0		ns	
t _{PLHD} t _{PHLD}	CLKIN to DOUT (9:0) propagation delay: LOW-to-HIGH, HIGH-to-LOW	CLOAD = 10pF		7.5 7.0		ns	
t _{OUTR}	Output Rise Time	CLOAD = 10pF		7.0		ns	
t _{OUTF}	Output Fall Time	CLOAD = 10pF		9.0		ns	

Notes: 1. For 30 fps operation with a 27 MHz clock, it is very important to have a precise duty cycle equal to 50%. With a slower frame rate and a slower clock the clock duty cycle can be relaxed.

Propagation Delays for PIXCLK and Data Out Signals

The typical output delay, relative to the master clock edge, is 7.5 ns. Note that the data outputs change on the falling edge of the master clock, with the pixel clock rising on the subsequent rising edge of the master clock.

Propagation Delays for FRAME_VALID and LINE_VALID Signals

The LINE_VALID and FRAME_VALID signals change on the same falling master clock edge as the data output. The LINE_VALID goes HIGH on the same falling master clock edge as the output of the first valid pixel's data and returns LOW on the same master clock falling edge as the end of the output of the last valid pixel's data.

As shown in the "Output Data Timing" on page 10, FRAME_VALID goes HIGH 6 pixel clocks prior to the time that the first LINE_VALID goes HIGH. It returns LOW at a time corresponding to 6 pixel clocks after the last LINE_VALID goes LOW.

Figure 19: Propagation Delays for PIXCLK and Data Out Signals




Figure 20: Propagation Delays for FRAME_VALID and LINE_VALID Signals





Figure 21: Data Output Timing Diagram

PIXCLK = max. 27 MHz

$t_{FVSETUP}$ = / setup time for FRAME_VALID before rising edge of PIXCLK / = 18ns

t_{FVHOLD} = / hold time for FRAME_VALID after rising edge of PIXCLK / = 18ns

$t_{LVSETUP}$ = / setup time for LINE_VALID before rising edge of PIXCLK / = 18ns

t_{LVHOLD} = / hold time for LINE_VALID after rising edge of PIXCLK / = 18ns

t_{DSETUP} = / setup time for DOUT before rising edge of PIXCLK / = 15ns

t_{DHOLD} = / hold time for DOUT after rising edge of PIXCLK / = 14ns

Frame start: FF00 00A0

Line start: FF00 0080

Line end: FF00 0090

Frame end: FF00 0010

Two-Wire Serial Bus Timing

The two-wire serial bus operation requires certain minimum master clock cycles between transitions. These are specified in the following diagrams in master clock cycles.

Figure 22: Serial Host Interface Start Condition Timing






Figure 23: Serial Host Interface Stop Condition Timing




Note: All timing are in units of master clock cycle.

Figure 24: Serial Host Interface Data Timing for Write



Note: SDATA is driven by an off-chip transmitter.

Figure 25: Serial Host Interface Data Timing for Read



Note: SDATA is pulled LOW by the sensor, or allowed to be pulled HIGH by a pull-up resistor off-chip.

Figure 26: Acknowledge Signal Timing After an 8-bit Write to the Sensor





Figure 27: Acknowledge Signal Timing After an 8-bit Read from the Sensor



Note: After a read, the master receiver must pull down SDATA to acknowledge receipt of data bits. When read sequence is complete, the master must generate a no acknowledge by leaving SDATA to float high. On the following cycle a start or stop bit may be used.

Figure 28: Spectral Response






Figure 29: Image Center Offset



NOTE: Not to scale.

Figure 30: 44-Ball IBGA Package Outline Drawing



Note: All dimensions are in millimeters.

Data Sheet Designation

Preliminary: This data sheet contains initial characterization limits that are subject to change upon full characterization of production devices.



Revision History

Rev. C	6/10
Updated to non-confidential	
Rev. B	5/10
Updated to Aptina template	
Rev A, Preliminary	12/04
• Initial Release of document	

10 Eunos Road 8 13-40, Singapore Post Center, Singapore 408600 prodmtg@aptina.com www.apina.com
Aptina, Aptina Imaging, DigitalClarity, and the Aptina logo are the property of Aptina Imaging Corporation
All other trademarks are the property of their respective owners.

Preliminary: This data sheet contains initial characterization limits that are subject to change upon full characterization of production devices.