

# DDR SDRAM REGISTERED DIMM

**MT9VDDF3272 – 256MB**  
**MT9VDDF6472 – 512MB**

For the latest data sheet, please refer to the Micron® Web site: [www.micron.com/products/modules](http://www.micron.com/products/modules)

## Features

- 184-pin, dual, in-line memory module (DIMM)
- Fast data transfer rates: PC1600, PC2100, or PC2700
- Utilizes 200 MT/s, 266 MT/s, and 333 MT/s DDR SDRAM components
- Registered Inputs with one-clock delay
- Phase-lock loop (PLL) clock driver to reduce loading
- Supports ECC error detection and correction
- 256MB (32 Meg x 72); and 512MB (64 Meg x 72)
- VDD = VDDQ = +2.5V
- VDDSPD = +2.3V to +3.6V
- 2.5V I/O (SSTL\_2 compatible)
- Commands entered on each positive CK edge
- DQS edge-aligned with data for READS; center-aligned with data for WRITES
- Internal, pipelined double data rate (DDR) architecture; two data accesses per clock cycle
- Bidirectional data strobe (DQS) transmitted/received with data—i.e., source-synchronous data capture
- Differential clock inputs CK and CK#
- Four internal device banks for concurrent operation
- Programmable burst lengths: 2, 4, or 8
- Auto precharge option
- Auto Refresh and Self Refresh Modes
- 7.8125µs maximum average periodic refresh interval
- Serial Presence-Detect (SPD) with EEPROM
- Programmable READ CAS latency
- Gold edge contacts


## OPTIONS

- Operating Temperature Range  
Commercial (0°C ≤ T<sub>A</sub> ≤ +70°C)  
Industrial (-40°C ≤ T<sub>A</sub> ≤ +85°C)

## MARKING

none  
I<sup>1</sup>

**Figure 1: 184-Pin DIMM (MO-206)**



## OPTIONS

- Package  
184-pin DIMM (standard)  
184-pin DIMM (lead-free)<sup>1</sup>
- Memory Clock, Speed, CAS Latency<sup>2</sup>  
6ns (167 MHz), 333 MT/s, CL = 2.5  
7.5ns (133 MHz), 266 MT/s, CL = 2  
7.5ns (133 MHz), 266 MT/s, CL = 2  
7.5ns (133 MHz), 266 MT/s, CL = 2.5  
10ns (100 MHz), 200 MT/s, CL = 2
- PCB  
Low-Profile 1.125in. (28.58mm)  
Very Low-Profile 0.72in. (18.29mm)

## MARKING

G  
Y  
-335  
-262<sup>1</sup>  
-26A<sup>1</sup>  
-265  
-202

NOTE: 1. Contact Micron for product availability.  
2. CL = CAS (READ) Latency; Registered mode will add one clock cycle to CL.

**Table 1: Address Table**

	256MB	512MB
Refresh Count	8K	8K
Row Addressing	8K (A0–A12)	8K (A0–A12)
Device Bank Addressing	4 (BA0, BA1)	4 (BA0, BA1)
Device Configuration	256Mb (32 Meg x 8)	512Mb (64 Meg x 8)
Column Addressing	1K (A0–A9)	2K (A0–A9, A11)
Module Rank Addressing	1 (S0#)	1 (S0#)

**Table 2: Part Numbers and Timing Parameters**

PART NUMBER	MODULE DENSITY	CONFIGURATION	MODULE BANDWIDTH	MEMORY CLOCK/ DATA RATE	LATENCY (CL - t <sub>RCD</sub> - t <sub>RP</sub> )
MT9VDDF3272G-335__	256MB	32 Meg x 72	2.7 GB/s	6ns/333 MT/s	2.5-3-3
MT9VDDF3272Y-335__	256MB	32 Meg x 72	2.7 GB/s	6ns/333 MT/s	2.5-3-3
MT9VDDF3272G-262__	256MB	32 Meg x 72	2.1 GB/s	7.5ns/266 MT/s	2-2-2
MT9VDDF3272Y-262__	256MB	32 Meg x 72	2.1 GB/s	7.5ns/266 MT/s	2-2-2
MT9VDDF3272G-26A__	256MB	32 Meg x 72	2.1 GB/s	7.5ns/266 MT/s	2-3-3
MT9VDDF3272Y-26A__	256MB	32 Meg x 72	2.1 GB/s	7.5ns/266 MT/s	2-3-3
MT9VDDF3272(I)G-265__	256MB	32 Meg x 72	2.1 GB/s	7.5ns/266 MT/s	2.5-3-3
MT9VDDF3272(I)Y-265__	256MB	32 Meg x 72	2.1 GB/s	7.5ns/266 MT/s	2.5-3-3
MT9VDDF3272(I)G-202__	256MB	32 Meg x 72	2.1 GB/s	7.5ns/266 MT/s	2-2-2
MT9VDDF3272(I)Y-202__	256MB	32 Meg x 72	1.6 GB/s	10ns/200 MT/s	2-2-2
MT9VDDF6472G-335__	512MB	64 Meg x 72	2.7 GB/s	6ns/333 MT/s	2.5-3-3
MT9VDDF6472Y-335__	512MB	64 Meg x 72	2.7 GB/s	6ns/333 MT/s	2.5-3-3
MT9VDDF6472G-262__	512MB	64 Meg x 72	2.1 GB/s	7.5ns/266 MT/s	2-2-2
MT9VDDF6472Y-262__	512MB	64 Meg x 72	2.1 GB/s	7.5ns/266 MT/s	2-2-2
MT9VDDF6472G-26A__	512MB	64 Meg x 72	2.1 GB/s	7.5ns/266 MT/s	2-3-3
MT9VDDF6472Y-26A__	512MB	64 Meg x 72	2.1 GB/s	7.5ns/266 MT/s	2-3-3
MT9VDDF6472(I)G-265__	512MB	64 Meg x 72	2.1 GB/s	7.5ns/266 MT/s	2.5-3-3
MT9VDDF6472(I)Y-265__	512MB	64 Meg x 72	2.1 GB/s	7.5ns/266 MT/s	2.5-3-3
MT9VDDF6472(I)G-202__	512MB	64 Meg x 72	2.1 GB/s	7.5ns/266 MT/s	2-2-2
MT9VDDF6472(I)Y-202__	512MB	64 Meg x 72	1.6 GB/s	10ns/200 MT/s	2-2-2

**NOTE:**

All part numbers end with a two-place code (not shown), designating component and PCB revisions. Consult factory for current revision codes. Example: MT9VDDF3272G-265B1.


**Table 3: Pin Assignment (184-Pin DIMM Front)**

PIN	SYMBOL	PIN	SYMBOL	PIN	SYMBOL	PIN	SYMBOL
1	VREF	24	DQ17	47	DQS8	70	VDD
2	DQ0	25	DQS2	48	A0	71	NC
3	Vss	26	Vss	49	CB2	72	DQ48
4	DQ1	27	A9	50	Vss	73	DQ49
5	DQS0	28	DQ18	51	CB3	74	Vss
6	DQ2	29	A7	52	BA1	75	DNU
7	VDD	30	VDDQ	53	DQ32	76	DNU
8	DQ3	31	DQ19	54	VDDQ	77	VDDQ
9	NC	32	A5	55	DQ33	78	DQS6
10	RESET#	33	DQ24	56	DQS4	79	DQ50
11	Vss	34	Vss	57	DQ34	80	DQ51
12	DQ8	35	DQ25	58	Vss	81	Vss
13	DQ9	36	DQS3	59	BA0	82	NC
14	DQS1	37	A4	60	DQ35	83	DQ56
15	VDDQ	38	VDD	61	DQ40	84	DQ57
16	DNU	39	DQ26	62	VDDQ	85	VDD
17	DNU	40	DQ27	63	WE#	86	DQS7
18	Vss	41	A2	64	DQ41	87	DQ58
19	DQ10	42	Vss	65	CAS#	88	DQ59
20	DQ11	43	A1	66	Vss	89	Vss
21	CKE0	44	CB0	67	DQS5	90	DNU
22	VDDQ	45	CB1	68	DQ42	91	SDA
23	DQ16	46	VDD	69	DQ43	92	SCL

**Table 4: Pin Assignment (184-Pin DIMM Back)**

PIN	SYMBOL	PIN	SYMBOL	PIN	SYMBOL	PIN	SYMBOL
93	Vss	116	Vss	139	Vss	162	DQ47
94	DQ4	117	DQ21	140	DM8	163	NC
95	DQ5	118	A11	141	A10	164	VDDQ
96	VDDQ	119	DM2	142	CB6	165	DQ52
97	DM0	120	VDD	143	VDDQ	166	DQ53
98	DQ6	121	DQ22	144	CB7	167	NC
99	DQ7	122	A8	145	Vss	168	VDD
100	Vss	123	DQ23	146	DQ36	169	DM6
101	NC	124	Vss	147	DQ37	170	DQ54
102	NC	125	A6	148	VDD	171	DQ55
103	NC	126	DQ28	149	DM4	172	VDDQ
104	VDDQ	127	DQ29	150	DQ38	173	NC
105	DQ12	128	VDDQ	151	DQ39	174	DQ60
106	DQ13	129	DM3	152	Vss	175	DQ61
107	DM1	130	A3	153	DQ44	176	Vss
108	VDD	131	DQ30	154	RAS#	177	DM7
109	DQ14	132	Vss	155	DQ45	178	DQ62
110	DQ15	133	DQ31	156	VDDQ	179	DQ63
111	DNU	134	CB4	157	S0#	180	VDDQ
112	VDDQ	135	CB5	158	DNU	181	SA0
113	NC	136	VDDQ	159	DM5	182	SA1
114	DQ20	137	CK0	160	Vss	183	SA2
115	A12	138	CK0#	161	DQ46	184	VDDSPD

**Figure 2: Pin Locations**



**Table 5: Pin Descriptions**

Pin numbers may not correlate with symbols. Refer to Pin Assignment tables on page 3 for more information


PIN NUMBERS	SYMBOL	TYPE	DESCRIPTION
10	Reset#	Input	Asynchronously forces all registered outputs LOW when RESET# is LOW. This signal can be used during power-up to ensure CKE is LOW and DQs are High-Z.
63, 65, 154	WE#, CAS#, RAS#	Input	Command Inputs: RAS#, CAS#, and WE# (along with S#) define the command being entered.
137, 138	CK0, CK0#	Input	Clock: CK, CK# are differential clock inputs. All address and control input signals are sampled on the crossing of the positive edge of CK, and negative edge of CK#. Output data (DQ and DQS) is referenced to the crossings of CK and CK#.
21	CKE0	Input	Clock Enable: CKE HIGH activates and CKE LOW deactivates the internal clock, input buffers and output drivers. Taking CKE LOW provides PRECHARGE POWER-DOWN and SELF REFRESH operations (all device banks idle), or ACTIVE POWER-DOWN (row ACTIVE in any device bank). CKE is synchronous for POWER-DOWN entry and exit, and for SELF REFRESH entry. CKE is asynchronous for SELF REFRESH exit and for disabling the outputs. CKE must be maintained HIGH throughout read and write accesses. Input buffers (excluding CK, CK# and CKE) are disabled during POWER-DOWN. Input buffers (excluding CKE) are disabled during SELF REFRESH. CKE is an SSTL_2 input but will detect an LVCMOS LOW level after VDD is applied and until CKE is first brought HIGH. After CKE is brought HIGH, it becomes an SSTL_2 input only.
157	S0#	Input	Chip Selects: S# enables (registered LOW) and disables (registered HIGH) the command decoder. All commands are masked when S# is registered HIGH. S# is considered part of the command code.
52, 59	BA0, BA1	Input	Bank Address: BA0 and BA1 define to which device bank an ACTIVE, READ, WRITE, or PRECHARGE command is being applied.
27, 29, 32, 37, 41, 43, 48, 115, 118, 122, 125, 130, 141	A0–A12	Input	Address Inputs: Provide the row address for ACTIVE commands, and the column address and auto precharge bit (A10) for READ/WRITE commands, to select one location out of the memory array in the respective device bank. A10 sampled during a PRECHARGE command determines whether the PRECHARGE applies to one device bank (A10 LOW, device bank selected by BA0, BA1) or all device banks (A10 HIGH). The address inputs also provide the op-code during a MODE REGISTER SET command. BA0 and BA1 define which mode register (mode register or extended mode register) is loaded during the LOAD MODE REGISTER command.
97, 107, 119, 129, 140, 149, 159, 169, 177	DM0–DM8	Input	Data Write Mask: DM LOW allows WRITE operation. DM HIGH blocks WRITE operation. DM state does not affect READ command.
5, 14, 25, 36, 47, 56, 67, 78, 86	DQS0–DQS8	Input/Output	Data Strobe: Output with READ data, input with WRITE data. DQS is edge-aligned with READ data, centered in WRITE data. Used to capture data.
44, 45, 49, 51, 134, 135, 142, 144	CB0–CB7	Input/Output	Check Bits.

**Table 5: Pin Descriptions**

Pin numbers may not correlate with symbols. Refer to Pin Assignment tables on page 3 for more information

PIN NUMBERS	SYMBOL	TYPE	DESCRIPTION
2, 4, 6, 8, 12, 13, 19, 20, 23, 24, 28, 31, 33, 35, 39, 40, 53, 55, 57, 60, 61, 64, 68, 69, 72, 73, 79, 80, 83, 84, 87, 88, 94, 95, 98, 99, 105, 106, 109, 110, 114, 117, 121, 123, 126, 127, 131, 133, 146, 147, 150, 151, 153, 155, 161, 162, 165, 166, 170, 171, 174, 175, 178, 179	DQ0–DQ63	Input/Output	Data I/Os: Data bus.
92	SCL	Input	Serial Clock for Presence-Detect: SCL is used to synchronize the presence-detect data transfer to and from the module.
181, 182, 183	SA0–SA2	Input	Presence-Detect Address Inputs: These pins are used to configure the presence-detect device.
91	SDA	Input/Output	Serial Presence-Detect Data: SDA is a bidirectional pin used to transfer addresses and data into and out of the presence-detect portion of the module.
1	VREF	Supply	SSTL_2 reference voltage.
15, 22, 30, 54, 62, 77, 96, 104, 112, 128, 136, 143, 156, 164, 172, 180	VDDQ	Supply	DQ Power Supply: +2.5V ±0.2V.
7, 38, 46, 70, 85, 108, 120, 148, 168	VDD	Supply	Power Supply: +2.5V ±0.2V.
3, 11, 18, 26, 34, 42, 50, 58, 66, 74, 81, 89, 93, 100, 116, 124, 132, 139, 145, 152, 160, 176	VSS	Supply	Ground.
184	VDDSPD	Supply	Serial EEPROM positive power supply: .
16, 17, 75, 76, 90, 111, 158	DNU	—	Do Not Use: These pins are not connected on these modules, but are assigned pins on other modules in this product family
9, 71, 82, 101, 102, 103, 113, 163, 167, 173	NC	—	No Connect: These pins should be left unconnected.

Figure 3: Functional Block Diagram – Low-Profile 256MB




NOTE:

1. Unless otherwise noted, resistor values are 22Ω.
2. Per industry standard, Micron utilizes various component speed grades as referenced in the Module Part Numbering Guide at [www.micron.com/numberguide](http://www.micron.com/numberguide).

Standard modules use the following DDR SDRAM devices:  
MT46V32M8FG (256MB); MT46V64M8FG (512MB)

Lead-free modules use the following DDR SDRAM devices:  
MT46V32M8BG (256MB); MT46V64M8BG (512MB)

Figure 4: Functional Block Diagram – Low-Profile 512MB




NOTE:

1. Unless otherwise noted, resistor values are 22Ω.
2. Per industry standard, Micron utilizes various component speed grades as referenced in the Module Part Numbering Guide at [www.micron.com/numberguide](http://www.micron.com/numberguide).

Standard modules use the following DDR SDRAM devices:  
MT46V32M8FG (256MB); MT46V64M8FG (512MB)

Lead-free modules use the following DDR SDRAM devices:  
MT46V32M8BG (256MB); MT46V64M8BG (512MB)

Figure 5: Functional Block Diagram – Very Low-Profile



NOTE:

1. Unless otherwise noted, resistor values are 22Ω.
2. Per industry standard, Micron utilizes various component speed grades as referenced in the Module Part Numbering Guide at [www.micron.com/numberguide](http://www.micron.com/numberguide).

Standard modules use the following DDR SDRAM devices:  
MT46V32M8FG (256MB); MT46V64M8FG (512MB)

Lead-free modules use the following DDR SDRAM devices:  
MT46V32M8BG (256MB); MT46V64M8BG (512MB)



## General Description

The MT9VDDF3272 and MT9VDDF6472 are high-speed, CMOS, dynamic random-access, 256MB and 512MB memory modules organized in x72 (ECC) configuration. DDR SDRAM modules use internally configured quad-bank DDR SDRAM devices.

DDR SDRAM modules use a double data rate architecture to achieve high-speed operation. The double data rate architecture is essentially a  $2n$ -prefetch architecture with an interface designed to transfer two data words per clock cycle at the I/O pins. A single read or write access for the DDR SDRAM module effectively consists of a single  $2n$ -bit wide, one-clock-cycle data transfer at the internal DRAM core and two corresponding  $n$ -bit wide, one-half-clock-cycle data transfers at the I/O pins.

A bidirectional data strobe (DQS) is transmitted externally, along with data, for use in data capture at the receiver. DQS is an intermittent strobe transmitted by the DDR SDRAM during READs and by the memory controller during WRITEs. DQS is edge-aligned with data for READs and center-aligned with data for WRITEs.

DDR SDRAM modules operate from differential clock inputs (CK and CK#); the crossing of CK going HIGH and CK# going LOW will be referred to as the positive edge of CK. Commands (address and control signals) are registered at every positive edge of CK. Input data is registered on both edges of DQS, and output data is referenced to both edges of DQS, as well as to both edges of CK.

Read and write accesses to DDR SDRAM modules are burst oriented; accesses start at a selected location and continue for a programmed number of locations in a programmed sequence. Accesses begin with the registration of an ACTIVE command, which is then followed by a READ or WRITE command. The address bits registered coincident with the ACTIVE command are used to select the device bank and row to be accessed [BA0, BA1 select devices bank; or A0–A12 select device row]. The address bits registered coincident with the READ or WRITE command are used to select the device bank and starting device column location for the burst access.

DDR SDRAM modules provide for programmable READ or WRITE burst lengths of 2, 4, or 8 locations. An auto precharge function may be enabled to provide a self-timed row precharge that is initiated at the end of the burst access.

The pipelined, multibank architecture of DDR SDRAM modules allows for concurrent operation, thereby providing high effective bandwidth by hiding row precharge and activation time.

An auto refresh mode is provided, along with a power-saving power-down mode. All inputs are compatible with the JEDEC Standard for SSTL\_2. All outputs are SSTL\_2, Class II compatible. For more information regarding DDR SDRAM operation, refer to the 256Mb or 512Mb DDR SDRAM component data sheets.

## PLL and Register Operation

DDR SDRAM modules operate in registered mode, where the command/address input signals are latched in the registers on the rising clock edge and sent to the DDR SDRAM devices on the following rising clock edge (data access is delayed by one clock cycle). A phase-lock loop (PLL) on the module receives and redrives the differential clock signals (CK, CK#) to the DDR SDRAM devices. The registers and PLL minimize system and clock loading.

## Serial Presence-Detect Operation

DDR SDRAM modules incorporate serial presence-detect (SPD). The SPD function is implemented using a 2,048-bit EEPROM. This nonvolatile storage device contains 256 bytes. The first 128 bytes can be programmed by Micron to identify the module type and various SDRAM organizations and timing parameters. The remaining 128 bytes of storage are available for use by the customer. System READ/WRITE operations between the master (system logic) and the slave EEPROM device (DIMM) occur via a standard I<sup>2</sup>C bus using the DIMM's SCL (clock) and SDA (data) signals, together with SA (2:0), which provide eight unique DIMM/EEPROM addresses. Write protect (WP) is tied to ground on the module, permanently disabling hardware write protect.

## Mode Register Definition

The mode register is used to define the specific mode of operation of DDR SDRAM devices. This definition includes the selection of a burst length, a burst type, a CAS latency and an operating mode, as shown in Figure 6, Mode Register Definition Diagram, on page 10. The mode register is programmed via the MODE REGISTER SET command (with BA0 = 0 and BA1 = 0) and will retain the stored information until it is programmed again or the device loses power (except for bit A8, which is self-clearing).

Reprogramming the mode register will not alter the contents of the memory, provided it is performed correctly. The mode register must be loaded (reloaded) when all device banks are idle and no bursts are in

progress, and the controller must wait the specified time before initiating the subsequent operation. Violating either of these requirements will result in unspecified operation.

Mode register bits A0–A2 specify the burst length, A3 specifies the type of burst (sequential or interleaved), A4–A6 specify the CAS latency, and A7–A12 specify the operating mode.

### Burst Length

Read and write accesses to DDR SDRAM devices are burst oriented, with the burst length being programmable, as shown in Figure 6, Mode Register Definition Diagram. The burst length determines the maximum number of column locations that can be accessed for a given READ or WRITE command. Burst lengths of 2, 4, or 8 locations are available for both the sequential and the interleaved burst types.

Reserved states should not be used, as unknown operation or incompatibility with future versions may result.

When a READ or WRITE command is issued, a block of columns equal to the burst length is effectively selected. All accesses for that burst take place within this block, meaning that the burst will wrap within the block if a boundary is reached. The block is uniquely selected by A1–Ai when the burst length is set to two, by A2–Ai when the burst length is set to four and by A3–Ai when the burst length is set to eight (where Ai is the most significant column address bit for a given configuration. See Note 5 of Table 6, Burst Definition Table, on page 11, for Ai values). The remaining (least significant) address bit(s) is (are) used to select the starting location within the block. The programmed burst length applies to both READ and WRITE bursts.

### Burst Type

Accesses within a given burst may be programmed to be either sequential or interleaved; this is referred to as the burst type and is selected via bit M3.

The ordering of accesses within a burst is determined by the burst length, the burst type and the starting column address, as shown in Table 6, Burst Definition Table, on page 11.


### Read Latency

The READ latency is the delay, in clock cycles, between the registration of a READ command and the availability of the first bit of output data. The latency can be set to 2 or 2.5 clocks, as shown in Figure 7, CAS Latency Diagram.

If a READ command is registered at clock edge *n*, and the latency is *m* clocks, the data will be available nominally coincident with clock edge *n + m*. Table 7, CAS Latency Table, indicates the operating frequencies at which each CAS latency setting can be used.

Reserved states should not be used as unknown operation or incompatibility with future versions may result.

Figure 6: Mode Register Definition Diagram



**Table 6: Burst Definition Table**

BURST LENGTH	STARTING COLUMN ADDRESS	ORDER OF ACCESSES WITHIN A BURST	
		TYPE = SEQUENTIAL	TYPE = INTERLEAVED
2	<b>A0</b>		
	0	0-1	0-1
	1	1-0	1-0
4	<b>A1 A0</b>		
	0 0	0-1-2-3	0-1-2-3
	0 1	1-2-3-0	1-0-3-2
	1 0	2-3-0-1	2-3-0-1
	1 1	3-0-1-2	3-2-1-0
8	<b>A2 A1 A0</b>		
	0 0 0	0-1-2-3-4-5-6-7	0-1-2-3-4-5-6-7
	0 0 1	1-2-3-4-5-6-7-0	1-0-3-2-5-4-7-6
	0 1 0	2-3-4-5-6-7-0-1	2-3-0-1-6-7-4-5
	0 1 1	3-4-5-6-7-0-1-2	3-2-1-0-7-6-5-4
	1 0 0	4-5-6-7-0-1-2-3	4-5-6-7-0-1-2-3
	1 0 1	5-6-7-0-1-2-3-4	5-4-7-6-1-0-3-2
	1 1 0	6-7-0-1-2-3-4-5	6-7-4-5-2-3-0-1
	1 1 1	7-0-1-2-3-4-5-6	7-6-5-4-3-2-1-0


NOTE:

- For a burst length of two, A1–Ai select the two-data-element block; A0 selects the first access within the block.
- For a burst length of four, A2–Ai select the four-data-element block; A0–A1 select the first access within the block.
- For a burst length of eight, A3–Ai select the eight-data-element block; A0–A2 select the first access within the block.
- Whenever a boundary of the block is reached within a given sequence above, the following access wraps within the block.
- $i = 9$  for 256MB,  
 $i = 9, 11$  for 512MB

**Table 7: CAS Latency Table**

SPEED	ALLOWABLE OPERATING CLOCK FREQUENCY (MHZ)	
	CL = 2	CL = 2.5
-335	$75 \leq f \leq 133$	$75 \leq f \leq 167$
-262	$75 \leq f \leq 133$	$75 \leq f \leq 133$
-26A	$75 \leq f \leq 133$	$75 \leq f \leq 133$
-265	$75 \leq f \leq 100$	$75 \leq f \leq 133$
-202	$75 \leq f \leq 100$	$75 \leq f \leq 125$

**Figure 7: CAS Latency Diagram**



**Operating Mode**

The normal operating mode is selected by issuing a MODE REGISTER SET command with bits A7–A12 each set to zero, and bits A0–A6 set to the desired values. A DLL reset is initiated by issuing a MODE REGISTER SET command with bits A7 and A9–A12 each set to zero, bit A8 set to one, and bits A0–A6 set to the desired values. Although not required by the Micron device, JEDEC specifications recommend when a LOAD MODE REGISTER command is issued to reset the DLL, it should always be followed by a LOAD MODE REGISTER command to select normal operating mode.

All other combinations of values for A7–A12 are reserved for future use and/or test modes. Test modes and reserved states should not be used because unknown operation or incompatibility with future versions may result.

**Extended Mode Register**

The extended mode register controls functions beyond those controlled by the mode register; these additional functions are DLL enable/disable and output drive strength. These functions are controlled via the bits shown in Figure 8, Extended Mode Register Definition Diagram. The extended mode register is programmed via the LOAD MODE REGISTER command to the mode register (with BA0 = 1 and BA1 = 0)


and will retain the stored information until it is programmed again or the device loses power. The enabling of the DLL should always be followed by a LOAD MODE REGISTER command to the mode register (BA0/BA1 both LOW) to reset the DLL.

The extended mode register must be loaded when all device banks are idle and no bursts are in progress, and the controller must wait the specified time before initiating any subsequent operation. Violating either of these requirements could result in unspecified operation.

### DLL Enable/Disable

The DLL must be enabled for normal operation. DLL enable is required during power-up initialization and upon returning to normal operation after having disabled the DLL for the purpose of debug or evaluation. When the device exits self refresh mode, the DLL is enabled automatically. Any time the DLL is enabled, 200 clock cycles with CKE HIGH must occur before a READ command can be issued.

**Figure 8: Extended Mode Register Definition Diagram**



NOTE:

1. BA1 and BA0 (E14 and E13) must be "0, 1" to select the Extended Mode Register (vs. the base Mode Register).
2. QFC# is not supported.

## Commands

Table 8, Commands Truth Table, and Table 9, DM Operation Truth Table, provide a general reference of available commands. For a more detailed description

of commands and operations, refer to the 256Mb or 512Mb DDR SDRAM component data sheets.

**Table 8: Commands Truth Table**

CKE is HIGH for all commands shown except SELF REFRESH; all states and sequences not shown are illegal or reserved

NAME (FUNCTION)	CS#	RAS#	CAS#	WE#	ADDR	NOTES
DESELECT (NOP)	H	X	X	X	X	1
NO OPERATION (NOP)	L	H	H	H	X	1
ACTIVE (Select bank and activate row)	L	L	H	H	Bank/Row	2
READ (Select bank and column, and start READ burst)	L	H	L	H	Bank/Col	3
WRITE (Select bank and column, and start WRITE burst)	L	H	L	L	Bank/Col	3
BURST TERMINATE	L	H	H	L	X	4
PRECHARGE (Deactivate row in bank or banks)	L	L	H	L	Code	5
AUTO REFRESH or SELF REFRESH (Enter self refresh mode)	L	L	L	H	X	6, 7
LOAD MODE REGISTER	L	L	L	L	Op-Code	8

NOTE:

1. Deselect and NOP are functionally interchangeable.
2. BA0–BA1 provide device bank address and A0–A12 provide row address.
3. BA0–BA1 provide device bank address; A0–A9 (256MB) or A0–A9, A11 (512MB) provide column address; A10 HIGH enables the auto precharge feature (nonpersistent), and A10 LOW disables the auto precharge feature.
4. Applies only to read bursts with auto precharge disabled; this command is undefined (and should not be used) for READ bursts with auto precharge enabled and for WRITE bursts.
5. A10 LOW: BA0–BA1 determine which device bank is precharged. A10 HIGH: all device banks are precharged and BA0–BA1 are “Don’t Care.”
6. This command is AUTO REFRESH if CKE is HIGH, SELF REFRESH if CKE is LOW.
7. Internal refresh counter controls row addressing; all inputs and I/Os are “Don’t Care” except for CKE.
8. BA0–BA1 select either the mode register or the extended mode register (BA0 = 0, BA1 = 0 select the mode register; BA0 = 1, BA1 = 0 select extended mode register; other combinations of BA0–BA1 are reserved). A0–A12 provide the op-code to be written to the selected mode register.

**Table 9: DM Operation Truth Table**

Used to mask write data; provided coincident with the corresponding data

NAME (FUNCTION)	DM	DQS
WRITE Enable	L	Valid
WRITE Inhibit	H	X

### Absolute Maximum Ratings

Stresses greater than those listed under “Absolute Maximum Ratings” may cause permanent damage to the device. This is a stress rating only, and functional operation of the device at these or any other condi-

tions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

Voltage on VDD Supply	
Relative to VSS	-1V to +3.6V
Voltage on VDDQ Supply	
Relative to VSS	-1V to +3.6V
Voltage on VREF and Inputs	
Relative to VSS	-1V to +3.6V
Voltage on I/O Pins	
Relative to VSS	-0.5V to VDDQ +0.5V

Operating Temperature	
T <sub>A</sub> (commercial - ambient)	0°C to +70°C
T <sub>A</sub> (industrial - ambient)	-40°C to +85°C
Storage Temperature (plastic)	-55°C to +150°C
Short Circuit Output Current	50mA

**Table 10: DC Electrical Characteristics and Operating Conditions**

Notes: 1-5, 14; notes appear on pages 20-23; 0°C ≤ T<sub>A</sub> ≤ +70°C

PARAMETER/CONDITION	SYMBOL	MIN	MAX	UNITS	NOTES
Supply Voltage	VDD	2.3	2.7	V	32, 36
I/O Supply Voltage	VDDQ	2.3	2.7	V	32, 36, 39
I/O Reference Voltage	VREF	0.49 x VDDQ	0.51 x VDDQ	V	6, 39
I/O Termination Voltage (system)	VTT	VREF - 0.04	VREF + 0.04	V	7, 39
Input High (Logic 1) Voltage	V <sub>IH</sub> (DC)	VREF + 0.15	VDD + 0.3	V	25
Input Low (Logic 0) Voltage	V <sub>IL</sub> (DC)	-0.3	VREF - 0.15	V	25
INPUT LEAKAGE CURRENT Any input 0V ≤ V <sub>IN</sub> ≤ VDD, VREF pin 0V ≤ V <sub>IN</sub> ≤ 1.35V (All other pins not under test = 0V)	Command/ Address, RAS#, CAS#, WE#, S#, CKE	-5	5	μA	47
	CK, CK#	-10	10		
	DM	-2	2		
OUTPUT LEAKAGE CURRENT (DQs are disabled; 0V ≤ V <sub>OUT</sub> ≤ VDDQ)	DQ, DQS	-5	5	μA	47
OUTPUT LEVELS High Current (V <sub>OUT</sub> = VDDQ - 0.373V, minimum VREF, minimum VTT) Low Current (V <sub>OUT</sub> = 0.373V, maximum VREF, maximum VTT)	I <sub>OH</sub>	-16.8	-	mA	33, 34
	I <sub>OL</sub>	16.8	-	mA	

**Table 11: AC Input Operating Conditions**

Notes: 1-5, 14, 49; notes appear on pages 20-23; 0°C ≤ T<sub>A</sub> ≤ +70°C; VDD = VDDQ = +2.5V ±0.2V

PARAMETER/CONDITION	SYMBOL	MIN	MAX	UNITS	NOTES
Input High (Logic 1) Voltage	V <sub>IH</sub> (AC)	VREF + 0.310	-	V	12, 25, 35
Input Low (Logic 0) Voltage	V <sub>IL</sub> (AC)	-	VREF - 0.310	V	12, 25, 35
I/O Reference Voltage	VREF (AC)	0.49 x VDDQ	0.51 x VDDQ	V	6

**Table 12: IDD Specifications and Conditions – 256MB**

DDR SDRAM components only

 Notes: 1-5, 8, 10, 12, 48; notes appear on pages 20-23;  $0^{\circ}\text{C} \leq T_A \leq +70^{\circ}\text{C}$ ;  $V_{DD} = V_{DDQ} = +2.5\text{V} \pm 0.2\text{V}$ 

PARAMETER/CONDITION	SYM	MAX			UNITS	NOTES	
		-335	-262	-26A/ -265/ -202			
OPERATING CURRENT: One device bank; Active-Precharge; $t_{RC} = t_{RC}(\text{MIN})$ ; $t_{CK} = t_{CK}(\text{MIN})$ ; DQ, DM and DQS inputs changing once per clock cycle; Address and control inputs changing once every two clock cycles	IDD0	1,125	1,125	1,080	mA	20, 42	
OPERATING CURRENT: One device bank; Active -Read Precharge; Burst = 4; $t_{RC} = t_{RC}(\text{MIN})$ ; $t_{CK} = t_{CK}(\text{MIN})$ ; $I_{OUT} = 0\text{mA}$ ; Address and control inputs changing once per clock cycle	IDD1	1,530	1,440	1,305	mA	20, 42	
PRECHARGE POWER-DOWN STANDBY CURRENT: All device banks idle; Power-down mode; $t_{CK} = t_{CK}(\text{MIN})$ ; CKE = (LOW)	IDD2P	36	36	36	mA	21, 28, 44	
IDLE STANDBY CURRENT: CS# = HIGH; All device banks idle; $t_{CK} = t_{CK}(\text{MIN})$ ; CKE = HIGH; Address and other control inputs changing once per clock cycle. $V_{IN} = V_{REF}$ for DQ, DQS, and DM	IDD2F	450	405	405	mA	45	
ACTIVE POWER-DOWN STANDBY CURRENT: One device bank active; Power-down mode; $t_{CK} = t_{CK}(\text{MIN})$ ; CKE = LOW	IDD3P	270	225	225	mA	21, 28, 44	
ACTIVE STANDBY CURRENT: CS# = HIGH; CKE = HIGH; One device bank; Active-Precharge; $t_{RC} = t_{RAS}(\text{MAX})$ ; $t_{CK} = t_{CK}(\text{MIN})$ ; DQ, DM and DQS inputs changing twice per clock cycle; Address and other control inputs changing once per clock cycle	IDD3N	540	450	450	mA	41	
OPERATING CURRENT: Burst = 2; Reads; Continuous burst; One bank active; Address and control inputs changing once per clock cycle; $t_{CK} = t_{CK}(\text{MIN})$ ; $I_{OUT} = 0\text{mA}$	IDD4R	1,575	1,350	1,350	mA	20, 42	
OPERATING CURRENT: Burst = 2; Writes; Continuous burst; One device bank active; Address and control inputs changing once per clock cycle; $t_{CK} = t_{CK}(\text{MIN})$ ; DQ, DM, and DQS inputs changing twice per clock cycle	IDD4W	1,575	1,350	1,350	mA	20	
AUTO REFRESH CURRENT	$t_{REFC} = t_{RFC}(\text{MIN})$	IDD5	2,295	2,115	2,115	mA	20, 44
	$t_{REFC} = 7.8125\mu\text{s}$	IDD5A	54	54	54	mA	24, 44
SELF REFRESH CURRENT: CKE $\leq 0.2\text{V}$	IDD6	36	36	36	mA	9	
OPERATING CURRENT: Four device bank interleaving READs (BL = 4) with auto precharge, $t_{RC} = t_{RC}(\text{MIN})$ ; $t_{CK} = t_{CK}(\text{MIN})$ ; Address and control inputs change only during Active READ, or WRITE commands	IDD7	3,690	3,150	3,150	mA	20, 43	

**Table 13: IDD Specifications and Conditions – 512MB**

DDR SDRAM components only

 Notes: 1–5, 8, 10, 12, 48; notes appear on pages 20–23;  $0^{\circ}\text{C} \leq T_A \leq +70^{\circ}\text{C}$ ;  $V_{DD} = V_{DDQ} = +2.5\text{V} \pm 0.2\text{V}$ 

PARAMETER/CONDITION	SYM	MAX			UNITS	NOTES	
		-335	-262	-26A/ -265/ -202			
OPERATING CURRENT: One device bank; Active-Precharge; $t_{RC} = t_{RC}(\text{MIN})$ ; $t_{CK} = t_{CK}(\text{MIN})$ ; DQ, DM and DQS inputs changing once per clock cycle; Address and control inputs changing once every two clock cycles	IDD0	1,170	1,170	1,035	mA	20, 42	
OPERATING CURRENT: One device bank; Active -Read Precharge; Burst = 4; $t_{RC} = t_{RC}(\text{MIN})$ ; $t_{CK} = t_{CK}(\text{MIN})$ ; $I_{OUT} = 0\text{mA}$ ; Address and control inputs changing once per clock cycle	IDD1	1,440	1,440	1,305	mA	20, 42	
PRECHARGE POWER-DOWN STANDBY CURRENT: All device banks idle; Power-down mode; $t_{CK} = t_{CK}(\text{MIN})$ ; CKE = (LOW)	IDD2P	45	45	45	mA	21, 28, 44	
IDLE STANDBY CURRENT: CS# = HIGH; All device banks idle; $t_{CK} = t_{CK}(\text{MIN})$ ; CKE = HIGH; Address and other control inputs changing once per clock cycle. $V_{IN} = V_{REF}$ for DQ, DQS, and DM	IDD2F	405	405	360	mA	45	
ACTIVE POWER-DOWN STANDBY CURRENT: One device bank active; Power-down mode; $t_{CK} = t_{CK}(\text{MIN})$ ; CKE = LOW	IDD3P	315	315	270	mA	21, 28, 44	
ACTIVE STANDBY CURRENT: CS# = HIGH; CKE = HIGH; One device bank; Active-Precharge; $t_{RC} = t_{RAS}(\text{MAX})$ ; $t_{CK} = t_{CK}(\text{MIN})$ ; DQ, DM and DQS inputs changing twice per clock cycle; Address and other control inputs changing once per clock cycle	IDD3N	450	450	405	mA	41	
OPERATING CURRENT: Burst = 2; Reads; Continuous burst; One bank active; Address and control inputs changing once per clock cycle; $t_{CK} = t_{CK}(\text{MIN})$ ; $I_{OUT} = 0\text{mA}$	IDD4R	1,485	1,485	1,305	mA	20, 42	
OPERATING CURRENT: Burst = 2; Writes; Continuous burst; One device bank active; Address and control inputs changing once per clock cycle; $t_{CK} = t_{CK}(\text{MIN})$ ; DQ, DM, and DQS inputs changing twice per clock cycle	IDD4W	1,575	1,395	1,215	mA	20	
AUTO REFRESH CURRENT	$t_{REFC} = t_{RFC}(\text{MIN})$	IDD5	2,610	2,610	2,520	mA	20, 44
	$t_{REFC} = 7.8125\mu\text{s}$	IDD5A	90	90	90	mA	24, 44
SELF REFRESH CURRENT: CKE $\leq 0.2\text{V}$	IDD6	45	45	45	mA	9	
OPERATING CURRENT: Four device bank interleaving READs (BL = 4) with auto precharge, $t_{RC} = t_{RC}(\text{MIN})$ ; $t_{CK} = t_{CK}(\text{MIN})$ ; Address and control inputs change only during Active READ, or WRITE commands	IDD7	3,645	3,600	3,150	mA	20, 43	



**Table 14: Capacitance**

Note: 11; notes appear on pages 20–23

PARAMETER	SYMBOL	MIN	MAX	UNITS
Input/Output Capacitance: DQ, DQS, DM	C <sub>IO</sub>	4	5	pF
Input Capacitance: Command and Address, S#, CKE	C <sub>I1</sub>	2.5	3.5	pF
Input Capacitance: CK, CK#	C <sub>I2</sub>	–	4	pF

**Table 15: DDR SDRAM Component Electrical Characteristics and Recommended AC Operating Conditions (-335, -262)**

 Notes: 1–5, 8, 10, 12; notes appear on pages 20–23; 0°C ≤ T<sub>A</sub> ≤ +70°C; V<sub>DD</sub> = V<sub>DDQ</sub> = +2.5V ±0.2V

AC CHARACTERISTICS		-335		-262		UNITS	NOTES	
PARAMETER	SYMBOL	MIN	MAX	MIN	MAX			
Access window of DQs from CK/CK#	t <sub>AC</sub>	-0.7	+0.7	-0.75	+0.75	ns		
CK high-level width	t <sub>CH</sub>	0.45	0.55	0.45	0.55	t <sub>CK</sub>	26	
CK low-level width	t <sub>CL</sub>	0.45	0.55	0.45	0.55	t <sub>CK</sub>	26	
Clock cycle time	CL = 2.5	t <sub>CK (2.5)</sub>	6	13	7.5	13	ns	40, 46
	CL = 2	t <sub>CK (2)</sub>	7.5	13	7.5/10	13	ns	40, 46
DQ and DM input hold time relative to DQS	t <sub>DH</sub>	0.45		0.5		ns	23, 27	
DQ and DM input setup time relative to DQS	t <sub>DS</sub>	0.45		0.5		ns	23, 27	
DQ and DM input pulse width (for each input)	t <sub>DIPW</sub>	1.75		1.75		ns	27	
Access window of DQS from CK/CK#	t <sub>DQSCK</sub>	-0.60	+0.60	-0.75	+0.75	ns		
DQS input high pulse width	t <sub>DQSH</sub>	0.35		0.35		t <sub>CK</sub>		
DQS input low pulse width	t <sub>DQSL</sub>	0.35		0.35		t <sub>CK</sub>		
DQS-DQ skew, DQS to last DQ valid, per group, per access	t <sub>DQSQ</sub>		0.35		0.5	ns	22, 23	
Write command to first DQS latching transition	t <sub>DQSS</sub>	0.75	1.25	0.75	1.25	t <sub>CK</sub>		
DQS falling edge to CK rising - setup time	t <sub>DSS</sub>	0.2		0.2		t <sub>CK</sub>		
DQS falling edge from CK rising - hold time	t <sub>DSH</sub>	0.2		0.2		t <sub>CK</sub>		
Half clock period	t <sub>HP</sub>	t <sub>CH</sub> , t <sub>CL</sub>		t <sub>CH</sub> , t <sub>CL</sub>		ns	30	
Data-out high-impedance window from CK/CK#	t <sub>HZ</sub>		+0.70		+0.75	ns	16, 37	
Data-out low-impedance window from CK/CK#	t <sub>LZ</sub>	-0.70		-0.75		ns	16, 37	
Address and control input hold time (fast slew rate)	t <sub>IHF</sub>	0.75		0.90		ns	12	
Address and control input setup time (fast slew rate)	t <sub>ISF</sub>	0.75		0.90		ns	12	
Address and control input hold time (slow slew rate)	t <sub>IHS</sub>	0.80		1		ns	12	
Address and control input setup time (slow slew rate)	t <sub>ISs</sub>	0.80		1		ns	12	
Address and Control input pulse width (for each input)	t <sub>IPW</sub>	2.20		2.20		ns		
LOAD MODE REGISTER command cycle time	t <sub>MRD</sub>	12		15		ns		
DQ-DQS hold, DQS to first DQ to go non-valid, per access	t <sub>QH</sub>	t <sub>HP</sub> - t <sub>OHS</sub>		t <sub>HP</sub> - t <sub>OHS</sub>		ns	22, 23	
Data hold skew factor	t <sub>OHS</sub>		0.50		0.50	ns		
ACTIVE to PRECHARGE command	t <sub>RAS</sub>	42	120,000	42	120,000	ns	31, 49	
ACTIVE to READ with Auto precharge command	t <sub>RAP</sub>	15		15		ns		
ACTIVE to ACTIVE/AUTO REFRESH command period	t <sub>RC</sub>	60		60		ns		
AUTO REFRESH command period	t <sub>RFC</sub>	72		75		ns	44	
ACTIVE to READ or WRITE delay	t <sub>RCD</sub>	15		15		ns		
PRECHARGE command period	t <sub>RP</sub>	15		15		ns		

**Table 15: DDR SDRAM Component Electrical Characteristics and Recommended AC Operating Conditions (-335, -262) (Continued)**

 Notes: 1-5, 8, 10, 12; notes appear on pages 20-23;  $0^{\circ}\text{C} \leq T_A \leq +70^{\circ}\text{C}$ ;  $V_{DD} = V_{DDQ} = +2.5\text{V} \pm 0.2\text{V}$ 

AC CHARACTERISTICS		-335		-262		UNITS	NOTES
PARAMETER	SYMBOL	MIN	MAX	MIN	MAX		
DQS read preamble	$t_{RPRE}$	0.9	1.1	0.9	1.1	$t_{CK}$	38
DQS read postamble	$t_{RPST}$	0.4	0.6	0.4	0.6	$t_{CK}$	38
ACTIVE bank a to ACTIVE bank b command	$t_{RRD}$	12		12		ns	
DQS write preamble	$t_{WPRES}$	0.25		0.25		$t_{CK}$	
DQS write preamble setup time	$t_{WPRES}$	0		0		ns	18, 19
DQS write postamble	$t_{WPST}$	0.4	0.6	0.4	0.6	$t_{CK}$	17
Write recovery time	$t_{WR}$	15		15		ns	
Internal WRITE to READ command delay	$t_{WTR}$	1		1		$t_{CK}$	
Data valid output window	na	$t_{QH} - t_{DQSQ}$		$t_{QH} - t_{DQSQ}$		ns	22
REFRESH to REFRESH command interval	$t_{REFC}$		70.3		70.3	$\mu\text{s}$	21
Average periodic refresh interval	$t_{REFI}$		7.8		7.8	$\mu\text{s}$	21
Terminating voltage delay to VDD	$t_{VTD}$	0		0		ns	
Exit SELF REFRESH to non-READ command	$t_{XSNR}$	75		75		ns	
Exit SELF REFRESH to READ command	$t_{XSRD}$	200		200		$t_{CK}$	

**Table 16: DDR SDRAM Component Electrical Characteristics and Recommended AC Operating Conditions (-26A, -265, -202)**

 Notes: 1-5, 8, 10, 12; notes appear on pages 20-23;  $0^{\circ}\text{C} \leq T_A \leq +70^{\circ}\text{C}$ ;  $V_{DD} = V_{DDQ} = +2.5\text{V} \pm 0.2\text{V}$ 

AC CHARACTERISTICS		-26A/-265		-202		UNITS	NOTES	
PARAMETER	SYMBOL	MIN	MAX	MIN	MAX			
Access window of DQs from CK/CK#	$t_{AC}$	-0.75	+0.75	-0.8	+0.8	ns		
CK high-level width	$t_{CH}$	0.45	0.55	0.45	0.55	$t_{CK}$	26	
CK low-level width	$t_{CL}$	0.45	0.55	0.45	0.55	$t_{CK}$	26	
Clock cycle time	CL = 2.5	$t_{CK}(2.5)$	7.5	13	8	13	ns	40, 46
	CL = 2	$t_{CK}(2)$	7.5/10	13	10	13	ns	40, 46
DQ and DM input hold time relative to DQS	$t_{DH}$	0.5		0.6		ns	23, 27	
DQ and DM input setup time relative to DQS	$t_{DS}$	0.5		0.6		ns	23, 27	
DQ and DM input pulse width (for each input)	$t_{DIPW}$	1.75		2		ns	27	
Access window of DQS from CK/CK#	$t_{DQSC}$	-0.75	+0.75	-0.8	+0.8	ns		
DQS input high pulse width	$t_{DQSH}$	0.35		0.35		$t_{CK}$		
DQS input low pulse width	$t_{DQSL}$	0.35		0.35		$t_{CK}$		
DQS-DQ skew, DQS to last DQ valid, per group, per access	$t_{DQSQ}$		0.5		0.6	ns	22, 23	
Write command to first DQS latching transition	$t_{DQSS}$	0.75	1.25	0.75	1.25	$t_{CK}$		
DQS falling edge to CK rising - setup time	$t_{DSS}$	0.2		0.2		$t_{CK}$		
DQS falling edge from CK rising - hold time	$t_{DSH}$	0.2		0.2		$t_{CK}$		
Half clock period	$t_{HP}$	$t_{CH}, t_{CL}$		$t_{CH}, t_{CL}$		ns	30	
Data-out high-impedance window from CK/CK#	$t_{HZ}$		+0.75		+0.8	ns	16, 37	
Data-out low-impedance window from CK/CK#	$t_{LZ}$	-0.75		-0.8		ns	16, 37	
Address and control input hold time (fast slew rate)	$t_{IH_F}$	0.90		1.1		ns	12	
Address and control input setup time (fast slew rate)	$t_{IS_F}$	0.90		1.1		ns	12	


**Table 16: DDR SDRAM Component Electrical Characteristics and Recommended AC Operating Conditions (-26A, -265, -202) (Continued)**

 Notes: 1-5, 8, 10, 12; notes appear on pages 20-23;  $0^{\circ}\text{C} \leq T_A \leq +70^{\circ}\text{C}$ ;  $V_{DD} = V_{DDQ} = +2.5\text{V} \pm 0.2\text{V}$ 

AC CHARACTERISTICS		-26A/-265		-202		UNITS	NOTES
PARAMETER	SYMBOL	MIN	MAX	MIN	MAX		
Address and control input hold time (slow slew rate)	$t_{IH_s}$	1		1.1		ns	12
Address and control input setup time (slow slew rate)	$t_{IS_s}$	1		1.1		ns	12
Address and Control input pulse width (for each input)	$t_{IPW}$	2.20		2.20		ns	
LOAD MODE REGISTER command cycle time	$t_{MRD}$	15		16		ns	
DQ-DQS hold, DQS to first DQ to go non-valid, per access	$t_{QH}$	$t_{HP} - t_{QHS}$		$t_{HP} - t_{QHS}$		ns	22, 23
Data hold skew factor	$t_{QHS}$		0.75		1	ns	
ACTIVE to PRECHARGE command	$t_{RAS}$	40	120,000	40	120,000	ns	31, 49
ACTIVE to READ with Auto precharge command	$t_{RAP}$	20		20		ns	
ACTIVE to ACTIVE/AUTO REFRESH command period	$t_{RC}$	65		70		ns	
AUTO REFRESH command period	$t_{RFC}$	75		80		ns	44
ACTIVE to READ or WRITE delay	$t_{RCD}$	20		20		ns	
PRECHARGE command period	$t_{RP}$	20		20		ns	
DQS read preamble	$t_{RPRE}$	0.9	1.1	0.9	1.1	$t_{CK}$	38
DQS read postamble	$t_{RPST}$	0.4	0.6	0.4	0.6	$t_{CK}$	38
ACTIVE bank a to ACTIVE bank b command	$t_{RRD}$	15		15		ns	
DQS write preamble	$t_{WPRE}$	0.25		0.25		$t_{CK}$	
DQS write preamble setup time	$t_{WPRES}$	0		0		ns	18, 19
DQS write postamble	$t_{WPST}$	0.4	0.6	0.4	0.6	$t_{CK}$	17
Write recovery time	$t_{WR}$	15		15		ns	
Internal WRITE to READ command delay	$t_{WTR}$	1		1		$t_{CK}$	
Data valid output window	na	$t_{QH} - t_{DQSQ}$		$t_{QH} - t_{DQSQ}$		ns	22
REFRESH to REFRESH command interval	$t_{REFC}$		70.3		70.3	$\mu\text{s}$	21
Average periodic refresh interval	$t_{REFI}$		7.8		7.8	$\mu\text{s}$	21
Terminating voltage delay to VDD	$t_{VTD}$	0		0		ns	
Exit SELF REFRESH to non-READ command	$t_{XSNR}$	75		80		ns	
Exit SELF REFRESH to READ command	$t_{XSRD}$	200		200		$t_{CK}$	

## Notes

1. All voltages referenced to VSS.
2. Tests for AC timing, IDD, and electrical AC and DC characteristics may be conducted at nominal reference/supply voltage levels, but the related specifications and device operation are guaranteed for the full voltage range specified.
3. Outputs measured with equivalent load:




4. AC timing and IDD tests may use a VIL-to-VIH swing of up to 1.5V in the test environment, but input timing is still referenced to VREF (or to the crossing point for CK/CK#), and parameter specifications are guaranteed for the specified AC input levels under normal use conditions. The minimum slew rate for the input signals used to test the device is 1V/ns in the range between VIL(AC) and VIH(AC).
5. The AC and DC input level specifications are as defined in the SSTL\_2 Standard (i.e., the receiver will effectively switch as a result of the signal crossing the AC input level, and will remain in that state as long as the signal does not ring back above [below] the DC input LOW [HIGH] level).
6. VREF is expected to equal VDDQ/2 of the transmitting device and to track variations in the DC level of the same. Peak-to-peak noise (non-common mode) on VREF may not exceed  $\pm 2$  percent of the DC value. Thus, from VDDQ/2, VREF is allowed  $\pm 25$ mV for DC error and an additional  $\pm 25$ mV for AC noise. This measurement is to be taken at the nearest VREF by-pass capacitor.
7. VTT is not applied directly to the device. VTT is a system supply for signal termination resistors, is expected to be set equal to VREF and must track variations in the DC level of VREF.
8. IDD is dependent on output loading and cycle rates. Specified values are obtained with minimum cycle time at CL = 2 for -262, -26A, and -202, CL = 2.5 for -335 and -265 with the outputs open.
9. Enables on-chip refresh and address counters.
10. IDD specifications are tested after the device is properly initialized, and is averaged at the defined cycle rate.
11. This parameter is sampled. VDD = +2.5V  $\pm 0.2$ V, VDDQ = +2.5V  $\pm 0.2$ V, VREF = VSS, f = 100 MHz, TA = 25°C, VOUT(DC) = VDDQ/2, VOUT (peak to peak) = 0.2V. DM input is grouped with I/O pins, reflecting the fact that they are matched in loading.
12. For slew rates less than 1 V/ns and greater than or equal to 0.5 V/ns. If slew rate is less than 0.5 V/ns, timing must be derated: tIS has an additional 50ps per each 100mV/ns reduction in slew rate from 500mV/ns, while tIH is unaffected. If slew rate exceeds 4.5V/ns, functionality is uncertain. For -335, slew rates must be  $\geq 0.5$  V/ns.
13. The CK/CK# input reference level (for timing referenced to CK/CK#) is the point at which CK and CK# cross; the input reference level for signals other than CK/CK# is VREF.
14. Inputs are not recognized as valid until VREF stabilizes. Exception: during the period before VREF stabilizes, CKE  $\leq 0.3 \times$  VDDQ is recognized as LOW.
15. The output timing reference level, as measured at the timing reference point indicated in Note 3, is VTT.
16. tHZ and tLZ transitions occur in the same access time windows as valid data transitions. These parameters are not referenced to a specific voltage level, but specify when the device output is no longer driving (HZ) or begins driving (LZ).
17. The intent of the Don't Care state after completion of the postamble is that the DQS-driven signal should either be high, low, or high-Z and that any signal transition within the input switching region must follow valid input requirements. If DQS transitions to HIGH above VIH (DC) MIN, then it must not transition to LOW below VIH (DC) MIN prior to tDQSH (MIN).
18. This is not a device limit. The device will operate with a negative value, but system performance could be degraded due to bus turnaround.
19. It is recommended that DQS be valid (HIGH or LOW) on or before the WRITE command. The case shown (DQS going from High-Z to logic LOW) applies when no WRITES were previously in progress on the bus. If a previous WRITE was in progress, DQS could be HIGH during this time, depending on tDQSS.
20. MIN (tRC or tRFC) for IDD measurements is the smallest multiple of tCK that meets the minimum absolute value for the respective parameter. tRAS (MAX) for IDD measurements is the largest multiple of tCK that meets the maximum absolute value for tRAS.
21. The refresh period is 64ms. This equates to an average refresh rate of 7.8125 $\mu$ s. However, an AUTO REFRESH command must be asserted at least once every 70.3 $\mu$ s; burst refreshing or posting

- by the DRAM controller greater than eight refresh cycles is not allowed.
22. The valid data window is derived by achieving other specifications:  $t_{HP}$  ( $t_{CK}/2$ ),  $t_{DQSQ}$ , and  $t_{QH}$  ( $t_{QH} = t_{HP} - t_{QHS}$ ). The data valid window derates directly proportional with the clock duty cycle and a practical data valid window can be derived. The clock is allowed a maximum duty cycle variation of 45/55. Functionality is uncertain when operating beyond a 45/55 ratio. Figure 9, Derating Data Valid Window, shows derating curves for duty cycles between 50/50 and 45/55.
  23. Each byte lane as a corresponding DQS.
  24. This limit is actually a nominal value and does not result in a fail value. CKE is HIGH during REFRESH command period ( $t_{RFC}$  [MIN]) else CKE is LOW (i.e., during standby).
  25. To maintain a valid level, the transitioning edge of the input must:
    - a. Sustain a constant slew rate from the current AC level through to the target AC level, VIL (AC) or VIH (AC).
    - b. Reach at least the target AC level.
    - c. After the AC target level is reached, continue to maintain at least the target DC level, VIL (DC) or VIH (DC).
  26. JEDEC specifies CK and CK# input slew rate must be  $\geq 1V/ns$  (2V/ns differentially).
  27. DQ and DM input slew rates must not deviate from DQS by more than 10 percent. If the DQ/DM/DQS slew rate is less than 0.5V/ns, timing must be derated: 50ps must be added to  $t_{DS}$  and  $t_{DH}$  for each 100mv/ns reduction in slew rate. If slew rate exceeds 4V/ns, functionality is uncertain. For -335, slew rates must be  $\geq 0.5 V/ns$ .
  28. VDD must not vary more than 4 percent if CKE is not active while any bank is active.
  29. The clock is allowed up to  $\pm 150ps$  of jitter. Each timing parameter is allowed to vary by the same amount.
  30.  $t_{HP}$  min is the lesser of  $t_{CL}$  minimum and  $t_{CH}$  minimum actually applied to the device CK and CK# inputs, collectively during bank active.

Figure 9: Derating Data Valid Window

( $t_{QH} - t_{DQSQ}$ )



31. READs and WRITEs with auto precharge are not allowed to be issued until  $t_{RAS}(\text{MIN})$  can be satisfied prior to the internal precharge command being issued.
32. Any positive glitch in the nominal voltage must be less than 1/3 of the clock and not more than +400mV (2.9V max), whichever is less. Any negative glitch must be less than 1/3 of the clock cycle and not exceed -300mV (2.2V min), whichever is more positive. However, the DC average cannot be below 2.3V minimum.
33. Normal Output Drive Curves:
  - a. The full variation in driver pull-down current from minimum to maximum process, temperature and voltage will lie within the outer bounding lines of the V-I curve of Figure 10, Pull-Down Characteristics.
  - b. The variation in driver pull-down current within nominal limits of voltage and temperature is expected, but not guaranteed, to lie within the inner bounding lines of the V-I curve of Figure 10, Pull-Down Characteristics.
  - c. The full variation in driver pull-up current from minimum to maximum process, temperature and voltage will lie within the outer bounding lines of the V-I curve of Figure 11, Pull-Up Characteristics.
  - d. The variation in driver pull-up current within nominal limits of voltage and temperature is expected, but not guaranteed, to lie within the inner bounding lines of the V-I curve of Figure 11, Pull-Up Characteristics.
  - e. The full variation in the ratio of the maximum to minimum pull-up and pull-down current should be between 0.71 and 1.4, for device drain-to-source voltages from 0.1V to 1.0V, and at the same voltage and temperature.
- f. The full variation in the ratio of the nominal pull-up to pull-down current should be unity  $\pm 10$  percent, for device drain-to-source voltages from 0.1V to 1.0V.
34. The voltage levels used are derived from a minimum VDD level and the referenced test load. In practice, the voltage levels obtained from a properly terminated bus will provide significantly different voltage values.
35.  $V_{IH}$  overshoot:  $V_{IH}(\text{MAX}) = V_{DDQ} + 1.5V$  for a pulse width  $\leq 3ns$  and the pulse width can not be greater than 1/3 of the cycle rate.  $V_{IL}$  undershoot:  $V_{IL}(\text{MIN}) = -1.5V$  for a pulse width  $\leq 3ns$  and the pulse width can not be greater than 1/3 of the cycle rate.
36. VDD and VDDQ must track each other.
37.  $t_{HZ}(\text{MAX})$  will prevail over  $t_{DQ\text{SCK}}(\text{MAX}) + t_{RPST}(\text{MAX})$  condition.  $t_{LZ}(\text{MIN})$  will prevail over  $t_{DQ\text{SCK}}(\text{MIN}) + t_{RPRE}(\text{MAX})$  condition.
38.  $t_{RPST}$  end point and  $t_{RPRE}$  begin point are not referenced to a specific voltage level but specify when the device output is no longer driving ( $t_{RPST}$ ), or begins driving ( $t_{RPRE}$ ).
39. During initialization, VDDQ, VTT, and VREF must be equal to or less than VDD + 0.3V. Alternatively, VTT may be 1.35V maximum during power up, even if VDD/VDDQ are 0V, provided a minimum of 42 $\Omega$  of series resistance is used between the VTT supply and the input pin.
40. The current Micron part operates below the slowest JEDEC operating frequency of 83 MHz. As such, future die may not reflect this option.
41. For -335, -262, -26A and -265, IDD3N is specified to be 35mA at 100 MHz.

Figure 10: Pull-Down Characteristics





Figure 11: Pull-Up Characteristics



42. Random addressing changing and 50 percent of data changing at every transfer.
43. Random addressing changing and 100 percent of data changing at every transfer.
44. CKE must be active (high) during the entire time a refresh command is executed. That is, from the time the AUTO REFRESH command is registered, CKE must be active at each rising clock edge, until  $t_{REF}$  later.
45. IDD2N specifies the DQ, DQS, and DM to be driven to a valid high or low logic level. IDD2Q is similar to IDD2F except IDD2Q specifies the address and control inputs to remain stable.

Although IDD2F, IDD2N, and IDD2Q are similar, IDD2F is "worst case."


46. Whenever the operating frequency is altered, not including jitter, the DLL is required to be reset. This is followed by 200 clock cycles (before READ commands).
47. Leakage number reflects the worst case leakage possible through the module pin, not what each memory device contributes.
48. When an input signal is HIGH or LOW, it is defined as a steady state logic HIGH or LOW.
49. The -335 speed grade will operate with  $t_{RAS} (MIN) = 40ns$  and  $t_{RAS} (MAX) = 120,000ns$  at any slower frequency.

## Initialization

To ensure device operation the DRAM must be initialized as described below:

1. Simultaneously apply power to VDD and VDDQ.
2. Apply VREF and then VTT power.
3. Assert and hold CKE at a LVCMOS logic low.
4. Provide stable CLOCK signals.
5. Wait at least 200 $\mu$ s.
6. Bring CKE high and provide at least one NOP or DESELECT command. At this point the CKE input changes from a LVCMOS input to a SSTL2 input only and will remain a SSTL\_2 input unless a power cycle occurs.
7. Perform a PRECHARGE ALL command.
8. Wait at least  $t_{RP}$  time, during this time NOPs or DESELECT commands must be given.
9. Using the LMR command program the Extended Mode Register (E0 = 0 to enable the DLL and E1 = 0 for normal drive or E1 = 1 for reduced drive, E2 through En must be set to 0; where n = most significant bit).
10. Wait at least  $t_{MRD}$  time, only NOPs or DESELECT commands are allowed.
11. Using the LMR command program the Mode Register to set operating parameters and to reset the DLL. Note at least 200 clock cycles are required between a DLL reset and any READ command.
12. Wait at least  $t_{MRD}$  time, only NOPs or DESELECT commands are allowed.
13. Issue a PRECHARGE ALL command.
14. Wait at least  $t_{RP}$  time, only NOPs or DESELECT commands are allowed.
15. Issue an AUTO REFRESH command (Note this may be moved prior to step 13).
16. Wait at least  $t_{RFC}$  time, only NOPs or DESELECT commands are allowed.
17. Issue an AUTO REFRESH command (Note this may be moved prior to step 13).
18. Wait at least  $t_{RFC}$  time, only NOPs or DESELECT commands are allowed.
19. Although not required by the Micron device, JEDEC requires a LMR command to clear the DLL bit (set M8 = 0). If a LMR command is issued the same operating parameters should be utilized as in step 11.
20. Wait at least  $t_{MRD}$  time, only NOPs or DESELECT commands are allowed.
21. At this point the DRAM is ready for any valid command. Note 200 clock cycles are required between step 11 (DLL Reset) and any READ command.

Figure 12: Initialization Flow Diagram





**Table 17: Register Timing Requirements and Switching Characteristics**

Note: 1

REGISTER	SYMBOL	PARAMETER	CONDITION	0°C ≤ T <sub>A</sub> ≤ +70°C V <sub>DD</sub> = +2.5V ±0.2V		UNITS	NOTES
				MIN	MAX		
SSTL (bit pattern by JESD82-3 or JESD82-4)	f <sub>clock</sub>	Clock Frequency		-	200	MHz	
	t <sub>pd</sub>	Clock to Output Time	30pF to GND and 50Ω to V <sub>TT</sub>	1.1	2.8	ns	
	t <sub>PHL</sub>	Reset to Output Time		-	5	ns	
	t <sub>w</sub>	Pulse Duration	CK, CK# HIGH or LOW	2.5	-	ns	
	t <sub>act</sub>	Differential Inputs Active Time		-	22	ns	2
	t <sub>inact</sub>	Differential Inputs Inactive Time		-	22	ns	3
	t <sub>su</sub>	Setup Time, Fast Slew Rate	Data Before CK HIGH, CK# LOW	0.75	-	ns	4, 6
		Setup Time, Slow Slew Rate		0.9	-	ns	5, 6
	t <sub>h</sub>	Hold Time, Fast Slew Rate	Data After CK HIGH, CK# LOW	0.75	-	ns	4, 6
Hold Time, Slow Slew Rate		0.9		-	ns	5, 6	

**NOTE:**

1. Timing and switching specifications for the register listed above are critical for proper operation of DDR SDRAM Registered DIMMs. These are meant to be a subset of the parameters for the specific device used on the module. Detailed information for this register is available in JEDEC Standard JESD82.
2. Data inputs must be low a minimum time of t<sub>act</sub> max, after RESET# is taken HIGH.
3. Data and clock inputs must be held at valid levels (not floating) a minimum time of t<sub>inact</sub> max, after RESET# is taken LOW.
4. For data signal input slew rate ≥ 1 V/ns.
5. For data signal input slew rate ≥ 0.5 V/ns and < 1V/ns.
6. CK, CK# signals input slew rate ≥ 1V/ns.


**Table 18: PLL Clock Driver Timing Requirements and Switching Characteristics**

Note: 1

PARAMETER	SYMBOL	0°C ≤ T <sub>A</sub> ≤ +70°C V <sub>DD</sub> = +2.5V ±0.2V			UNITS	NOTES
		MIN	NOMINAL	MAX		
Operating Clock Frequency	f <sub>CK</sub>	60	-	170	MHz	2, 3
Input Duty Cycle	t <sub>DC</sub>	40	-	60	%	
Stabilization Time	t <sub>STAB</sub>	-	-	100	ms	4
Cycle to Cycle Jitter	t <sub>JIT<sub>CC</sub></sub>	-75	-	75	ps	
Static Phase Offset	t <sub>∅</sub>	-50	0	50	ps	5
Output Clock Skew	t <sub>SK<sub>O</sub></sub>	-	-	100	ps	
Period Jitter	t <sub>JIT<sub>PER</sub></sub>	-75	-	75	ps	6
Half-Period Jitter	t <sub>JIT<sub>HPER</sub></sub>	-100	-	100	ps	6
Input Clock Slew Rate	t <sub>LS<sub>I</sub></sub>	1.0	-	4	V/ns	
Output Clock Slew Rate	t <sub>LS<sub>O</sub></sub>	1.0	-	2	V/ns	7

**NOTE:**

- Timing and switching specifications for the PLL listed above are critical for proper operation of DDR SDRAM Registered DIMMs. These are meant to be a subset of the parameters for the specific device used on the module. Detailed information for this PLL is available in JEDEC Standard JESD82.
- The PLL must be able to handle spread spectrum induced skew.
- Operating clock frequency indicates a range over which the PLL must be able to lock, but in which it is not required to meet the other timing parameters. (Used for low-speed system debug.)
- Stabilization time is the time required for the integrated PLL circuit to obtain phase lock of its feedback signal to its reference signal after power up.
- Static Phase Offset does not include Jitter.
- Period Jitter and Half-Period Jitter specifications are separate specifications that must be met independently of each other.
- The Output Slew Rate is determined from the IBIS model:



### SPD Clock and Data Conventions

Data states on the SDA line can change only during SCL LOW. SDA state changes during SCL HIGH are reserved for indicating start and stop conditions (Figure 13, Data Validity, and Figure 14, Definition of Start and Stop).

### SPD Start Condition

All commands are preceded by the start condition, which is a HIGH-to-LOW transition of SDA when SCL is HIGH. The SPD device continuously monitors the SDA and SCL lines for the start condition and will not respond to any command until this condition has been met.

### SPD Stop Condition

All communications are terminated by a stop condition, which is a LOW-to-HIGH transition of SDA when SCL is HIGH. The stop condition is also used to place the SPD device into standby power mode.

### SPD Acknowledge

Acknowledge is a software convention used to indicate successful data transfers. The transmitting device, either master or slave, will release the bus after transmitting eight bits. During the ninth clock cycle, the receiver will pull the SDA line LOW to acknowledge that it received the eight bits of data (Figure 15, Acknowledge Response From Receiver).

The SPD device will always respond with an acknowledge after recognition of a start condition and its slave address. If both the device and a WRITE operation have been selected, the SPD device will respond with an acknowledge after the receipt of each subsequent eight-bit word. In the read mode the SPD device will transmit eight bits of data, release the SDA line and monitor the line for an acknowledge. If an acknowledge is detected and no stop condition is generated by the master, the slave will continue to transmit data. If an acknowledge is not detected, the slave will terminate further data transmissions and await the stop condition to return to standby power mode.

Figure 13: Data Validity




Figure 14: Definition of Start and Stop





Figure 15: Acknowledge Response From Receiver



**Table 19: EEPROM Device Select Code**


The most significant bit (b7) is sent first

SELECT CODE	DEVICE TYPE IDENTIFIER				CHIP ENABLE			$\overline{RW}$
	b7	b6	b5	b4	b3	b2	b1	b0
Memory Area Select Code (two arrays)	1	0	1	0	SA2	SA1	SA0	$\overline{RW}$
Protection Register Select Code	0	1	1	0	SA2	SA1	SA0	$\overline{RW}$

**Table 20: EEPROM Operating Modes**

MODE	$\overline{RW}$ BIT	$\overline{WC}$	BYTES	INITIAL SEQUENCE
Current Address Read	1	V <sub>IH</sub> or V <sub>IL</sub>	1	START, Device Select, $\overline{RW} = '1'$
Random Address Read	0	V <sub>IH</sub> or V <sub>IL</sub>	1	START, Device Select, $\overline{RW} = '0'$ , Address
	1	V <sub>IH</sub> or V <sub>IL</sub>	1	reSTART, Device Select, $\overline{RW} = '1'$
Sequential Read	1	V <sub>IH</sub> or V <sub>IL</sub>	≥ 1	Similar to Current or Random Address Read
Byte Write	0	V <sub>IL</sub>	1	START, Device Select, $\overline{RW} = '0'$
Page Write	0	V <sub>IL</sub>	≤ 16	START, Device Select, $\overline{RW} = '0'$

**Figure 16: SPD EEPROM Timing Diagram**



**Table 21: Serial Presence-Detect EEPROM DC Operating Conditions**

 All voltages referenced to V<sub>SS</sub>; V<sub>DDSPD</sub> = +2.3V to +3.6V

PARAMETER/CONDITION	SYMBOL	MIN	MAX	UNITS
Supply Voltage	V <sub>DDSPD</sub>	2.3	3.6	V
Input High Voltage: Logic 1; All inputs	V <sub>IH</sub>	V <sub>DDSPD</sub> x 0.7	V <sub>DDSPD</sub> + 0.5	V
Input Low Voltage: Logic 0; All inputs	V <sub>IL</sub>	-0.6	V <sub>DDSPD</sub> x 0.3	V
Output Low Voltage: I <sub>OUT</sub> = 3mA	V <sub>OL</sub>	-	0.4	V
Input Leakage Current: V <sub>IN</sub> = GND to V <sub>DD</sub>	I <sub>LI</sub>	0.10	3	μA
Output Leakage Current: V <sub>OUT</sub> = GND to V <sub>DD</sub>	I <sub>LO</sub>	0.05	3	μA
Standby Current:	I <sub>SB</sub>	1.6	4	μA
Power Supply Current, READ: SCL clock frequency = 100 KHz	I <sub>CC<sub>R</sub></sub>	0.4	1	mA
Power Supply Current, WRITE: SCL clock frequency = 100 KHz	I <sub>CC<sub>W</sub></sub>	2	3	mA

**Table 22: Serial Presence-Detect EEPROM AC Operating Conditions**

 All voltages referenced to V<sub>SS</sub>; V<sub>DDSPD</sub> = +2.3V to +3.6V

PARAMETER/CONDITION	SYMBOL	MIN	MAX	UNITS	NOTES
SCL LOW to SDA data-out valid	t <sup>AA</sup>	0.2	0.9	μs	1
Time the bus must be free before a new transition can start	t <sup>BUF</sup>	1.3		μs	
Data-out hold time	t <sup>DH</sup>	200		ns	
SDA and SCL fall time	t <sup>F</sup>		300	ns	2
Data-in hold time	t <sup>HD:DAT</sup>	0		μs	
Start condition hold time	t <sup>HD:STA</sup>	0.6		μs	
Clock HIGH period	t <sup>HIGH</sup>	0.6		μs	
Noise suppression time constant at SCL, SDA inputs	t <sup>I</sup>		50	ns	
Clock LOW period	t <sup>LOW</sup>	1.3		μs	
SDA and SCL rise time	t <sup>R</sup>		0.3	μs	2
SCL clock frequency	f <sup>SCL</sup>		400	KHz	
Data-in setup time	t <sup>SU:DAT</sup>	100		ns	
Start condition setup time	t <sup>SU:STA</sup>	0.6		μs	3
Stop condition setup time	t <sup>SU:STO</sup>	0.6		μs	
WRITE cycle time	t <sup>WRC</sup>		10	ms	4

**NOTE:**

1. To avoid spurious START and STOP conditions, a minimum delay is placed between SCL = 1 and the falling or rising edge of SDA.
2. This parameter is sampled.
3. For a reSTART condition, or following a WRITE cycle.
4. The SPD EEPROM WRITE cycle time (t<sup>WRC</sup>) is the time from a valid stop condition of a write sequence to the end of the EEPROM internal erase/program cycle. During the WRITE cycle, the EEPROM bus interface circuit is disabled, SDA remains HIGH due to pull-up resistor, and the EEPROM does not respond to its slave address.

**Table 23: Serial Presence-Detect Matrix**

"1"/"0": Serial Data, "driven to HIGH"/"driven to LOW"

BYTE	DESCRIPTION	ENTRY (VERSION)	MT9VDDF3272	MT9VDDF6472
0	Number of SPD Bytes Used by Micron	128	80	80
1	Total Number of Bytes in SPD Device	256	08	08
2	Fundamental Memory Type	SDRAM DDR	07	07
3	Number of Row Addresses on Assembly	13	0D	0D
4	Number of Column Addresses on Assembly	10 or 11	0A	0B
5	Number of Physical Banks on DIMM	1	01	01
6	Module Data Width	72	48	48
7	Module Data Width (Continued)	0	00	00
8	Module Voltage Interface Levels	SSTL 2.5V	04	04
9	SDRAM Cycle Time, <sup>t</sup> CK (CAS Latency = 2.5) (See note 1)	6ns (-335) 7ns (-262/-26A) 7.5ns (-265) 8ns (-202)	60 70 75 80	60 70 75 80
10	SDRAM Access From Clock, <sup>t</sup> AC (CAS Latency = 2.5)	0.7(-335) 0.75ns (-262/-26A/-265) 0.8ns (-202)	70 75 80	70 75 80
11	Module Configuration Type	ECC	02	02
12	Refresh Rate/Type	7.81µs/SELF	82	82
13	SDRAM Device Width (Primary SDRAM)	8	08	08
14	Error-checking SDRAM Data Width	8	08	08
15	Minimum Clock Delay, Back-to-Back Random Column Access	1 clock	01	01
16	Burst Lengths Supported	2, 4, 8	0E	0E
17	Number of Banks on SDRAM Device	4	04	04
18	CAS Latencies Supported	2, 2.5	0C	0C
19	CS Latency	0	01	01
20	WE Latency	1	02	02
21	SDRAM Module Attributes	Registered, PLL/Diff. Clock	26	26
22	SDRAM Device Attributes: General	Fast/Concurrent AP	C0	C0
23	SDRAM Cycle Time, <sup>t</sup> CK, CAS Latency = 2	7.5ns (-335/-262/-26A) 10ns (-265/-202)	75 A0	75 A0
24	SDRAM Access from CK, <sup>t</sup> AC, CAS Latency = 2	0.70ns (-335) 0.75ns (-262/-26A/-265) 0.8ns (-202)	70 75 80	70 75 80
25	SDRAM Cycle Time, <sup>t</sup> CK, CAS Latency = 1.5	N/A	00	00
26	SDRAM Access from CK, <sup>t</sup> AC, CAS Latency = 1.5	N/A	00	00
27	Minimum Row Precharge Time, <sup>t</sup> RP	18ns (-335) 15ns (-262) 20ns (-202/-265/-26A)	48 3C 50	48 3C 50
28	Minimum Row Active to Row Active, <sup>t</sup> RRD	12ns (-335) 15ns (-262/-26A/-265/-202)	30 3C	30 3C
29	Minimum RAS# to CAS# Delay, <sup>t</sup> RCD	18ns (-335) 15ns (-262) 20ns (-202/-265/-26A)	48 3C 50	48 3C 50
30	Minimum RAS# Pulse Width, <sup>t</sup> RAS (See note 2)	42ns (-335) 45ns (-262/-26A/-265) 40ns (-202)	2A 2D 28	2A 2D 28

**Table 23: Serial Presence-Detect Matrix**

"1"/"0": Serial Data, "driven to HIGH"/"driven to LOW"

BYTE	DESCRIPTION	ENTRY (VERSION)	MT9VDDF3272	MT9VDDF6472
31	Module Rank Density	256MB or 512MB	40	40
32	Address and Command Setup Time, $t_{IS}$ (See note 3)	0.80ns (-335) 1ns (-262/-26A/-265) 1.1ns (-202)	80 A0 B0	80 A0 B0
33	Address and Command Hold Time, $t_{IH}$ (See note 3)	0.80ns (-335) 1ns (-262/-26A/-265) 1.1ns (-202)	80 A0 B0	80 A0 B0
34	Data/ Data Mask Input Setup Time, $t_{DS}$	0.45ns (-335) 0.50ns (-262/-26A/-265) 0.60ns (-202)	45 50 60	45 50 60
35	Data/ Data Mask Input Hold Time, $t_{DH}$	0.45ns (-335) 0.50ns (-262/-26A/-265) 0.60ns (-202)	45 50 60	45 50 60
36-40	Reserved		00	00
41	Min Active Auto Refresh Time $t_{RC}$	60ns (-335/-262) 65ns (-26A/-265) 70ns (-202)	3C 41 46	3C 41 46
42	Minimum Auto Refresh to Active/ Auto Refresh Command Period, $t_{RFC}$	72ns (-335) 75ns (-262/-26A/-265) 80ns (-202)	48 4B 50	48 4B 50
43	SDRAM Device Max Cycle Time, $t_{CKMAX}$	12ns (-335) 13ns (-262/-26A/-265/-202)	30 34	30 34
44	SDRAM Device Max DQS-DQ Skew Time, $t_{DQSQ}$	0.4ns (-335) 0.5ns (-262/-26A/-265) 0.6ns (-202)	28 32 3C	28 32 3C
45	SDRAM Device Max Read Data Hold Skew Facto, $t_{QHS}$	0.5ns (-335) 0.75ns (-262/-26A/-265) 1.0ns (-202)	50 75 A0	50 75 A0
46	Reserved		00	00
47	DIMM Height		01	01
48-61	Reserved		00	00
62	SPD Revision	Release 1.0	10	10
63	Checksum For Bytes 0-62	-335 -262 -26A -265 -202	35 D2 FF 2F CA	76 13 40 70 0B
64	Manufacturer's JEDEC ID Code	MICRON	2C	2C
65-71	Manufacturer's JEDEC ID Code	(Continued)	FF	FF
72	Manufacturing Location	01-12	01-0C	01-0C
73-90	Module Part Number (ASCII)		Variable Data	Variable Data
91	PCB Identification Code	1-9	01-09	01-09
92	Identification Code (Continued)	0	00	00
93	Year of Manufacture in BCD		Variable Data	Variable Data

**Table 23: Serial Presence-Detect Matrix**

"1"/"0": Serial Data, "driven to HIGH"/"driven to LOW"

BYTE	DESCRIPTION	ENTRY (VERSION)	MT9VDDF3272	MT9VDDF6472
94	Week of Manufacture in BCD		Variable Data	Variable Data
95-98	Module Serial Number		Variable Data	Variable Data
99-127	Manufacturer-specific Data (RSVD)		-	-

**NOTE:**

1. Value for  $-26A$   $t_{CK}$  set to 7ns (0x70) for optimum BIOS compatibility. Actual device spec. value is 7.5ns.
2. The value of  $t_{RAS}$  used for  $-26A/-265$  modules is calculated from  $t_{RC} - t_{RP}$ . Actual device spec value is 40 ns.
3. The JEDEC SPD specification allows fast or slow slew rate values for these bytes. The worst-case (slow slew rate) value is represented here. Systems requiring the fast slew rate setup and hold values are supported, provided the faster minimum slew rate is met.



Figure 17: 184-PIN DIMM Dimensions – Low-Profile 256MB






Figure 18: 184-PIN DIMM Dimensions – Low-Profile 512MB



NOTE:

All dimensions in inches (millimeters);  $\frac{MAX}{MIN}$  or typical where noted.

Figure 19: 184-PIN DIMM Dimensions – Very Low-Profile



### Data Sheet Designation

**Released (No Mark):** This data sheet contains minimum and maximum limits specified over the complete power supply and temperature range for production

devices. Although considered final, these specifications are subject to change, as further product development and data characterization sometimes occur.



8000 S. Federal Way, P.O. Box 6, Boise, ID 83707-0006, Tel: 208-368-3900

E-mail: [prodmktg@micron.com](mailto:prodmktg@micron.com), Internet: <http://www.micron.com>, Customer Comment Line: 800-932-4992

Micron, the M logo, and the Micron logo are trademarks and/or service marks of Micron Technology, Inc.

All other trademarks are the property of their respective owners.