

# **DDR3 SDRAM Specification**

**240pin Registered DIMM based on 2Gb B-die  
72-bit ECC**

**78FBGA with Lead-Free & Halogen-Free  
(RoHS compliant)**

**INFORMATION IN THIS DOCUMENT IS PROVIDED IN RELATION TO SAMSUNG PRODUCTS, AND IS SUBJECT TO CHANGE WITHOUT NOTICE. NOTHING IN THIS DOCUMENT SHALL BE CONSTRUED AS GRANTING ANY LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE, TO ANY INTELLECTUAL PROPERTY RIGHTS IN SAMSUNG PRODUCTS OR TECHNOLOGY. ALL INFORMATION IN THIS DOCUMENT IS PROVIDED ON AS "AS IS" BASIS WITHOUT GUARANTEE OR WARRANTY OF ANY KIND.**

1. For updates or additional information about Samsung products, contact your nearest Samsung office.
2. Samsung products are not intended for use in life support, critical care, medical, safety equipment, or similar applications where Product failure could result in loss of life or personal or physical harm, or any military or defense application, or any governmental procurement to which special terms or provisions may apply.

\* Samsung Electronics reserves the right to change products or specification without notice.



## Table Contents

1.0 DDR3 Registered DIMM Ordering Information .....	5
2.0 Key Features .....	5
3.0 Address Configuration .....	5
4.0 Registered DIMM Pin Configurations (Front side/Back side) .....	6
5.0 Pin Description.....	7
6.0 ON DIMM Thermal Sensor.....	7
7.0 Input/Output Functional Description .....	8
8.0 Pinout comparison Based on Module Type .....	9
9.0 Registering Clock Driver Specification.....	10
9.1 Timing & Capacitance values .....	10
9.2 Clock driver Characteristics .....	10
10.0 Functional Block Diagram: .....	11
10.1 4GB, 512Mx72 Module(Populated as 2 rank of x8 DDR3 SDRAMs) .....	11
10.2 4GB, 512Mx72 Module(Populated as 1 ranks of x4 DDR3 SDRAMs) .....	12
10.3 8GB, 1Gx72 Module(Populated as 2 ranks of x4 DDR3 SDRAMs).....	13
10.4 8GB, 1Gx72 Module(Populated as 4 ranks of x8 DDR3 SDRAMs).....	15
10.5 16GB,2Gx72 Module(Populated as 4 ranks of x4 DDR3 SDRAMs).....	16
11.0 Absolute Maximum Ratings.....	21
11.1 Absolute Maximum DC Ratings.....	21
11.2 DRAM Component Operating Temperature Range.....	21
12.0 AC & DC Operating Conditions .....	21
12.1 Recommended DC Operating Conditions (SSTL - 15).....	21
13.0 AC & DC Input Measurement Levels .....	22
13.1 AC and DC Logic Input Levels for Single-ended Signals.	22
13.2 VREF Tolerances .....	23
13.3 AC and DC Logic Input Levels for Differential Signals .....	24
13.3.1 Differential Signals Definition .....	24
13.3.2 Differential Swing Requirement for Clock (CK - CK) and Strobe (DQS - DQS) .....	24
13.3.3 Single-ended Requirements for Differential Signals .....	25
13.3.4 Differential Input Cross Point Voltage .....	26
13.4 Slew Rate Definition for Single Ended Input Signals .....	26
13.5 Slew rate definition for Differential Input Signals .....	26
14.0 AC and DC Output Measurement Levels .....	27
14.1 Single Ended AC and DC Output Levels .....	27
14.2 Differential AC and DC Output Levels .....	27
14.3 Single Ended Output Slew Rate .....	27
14.4 Differential Output Slew Rate .....	28



15.0 IDD specification definition.....	29
15.1 IDD SPEC Table.....	31
16.0 Input/Output Capacitance .....	34
17.0 Electrical Characteristics and AC timing.....	35
17.1 Refresh Parameters by Device Density .....	35
17.2 Speed Bins and CL, tRCD, tRP, tRC and tRAS for Corresponding Bin .....	35
17.3 Speed Bins and CL, tRCD, tRP, tRC and tRAS for corresponding Bin.....	36
17.3.1 Speed Bin Table Notes .....	37
18.0 Timing Parameters for DDR3-800, DDR3-1066 and DDR3-1333.....	38
18.1 Jitter Notes .....	41
18.2 Timing Parameter Notes.....	42
19.0 Physical Dimensions : .....	43
19.1 256Mb <sub>x</sub> 8 based 512Mb <sub>x</sub> 72 Module(2 Ranks).....	43
19.1.1 x72 DIMM, populated as one physical ranks of x8 DDR3 SDRAMs.....	43
19.2 512Mb <sub>x</sub> 4 based 512Mb <sub>x</sub> 72 Module(1 Ranks).....	44
19.2.1 x72 DIMM, populated as one physical ranks of x4 DDR3 SDRAMs.....	44
19.3 512Mb <sub>x</sub> 4 based 1Gb <sub>x</sub> 72 Module(2 Ranks).....	45
19.3.1 x72 DIMM, populated as one physical ranks of x4 DDR3 SDRAMs.....	45
19.3.2 Heat Spreader Design Guide .....	46
19.4 256Mb <sub>x</sub> 8 based 1Gb <sub>x</sub> 72 Module(4 Ranks).....	48
19.4.1 x72 DIMM, populated as one physical ranks of x8 DDR3 SDRAMs.....	48
19.5 16GB based 2Gb <sub>x</sub> 72 Module(4 Ranks).....	49
19.6.1 x72 DIMM, populated as one physical ranks of x8 DDR3 SDRAMs.....	49
19.6.2 Heat Spreader Design Guide .....	50



**Revision History**

Revision	Month	Year	History
1.0	December	2008	- First Release



## 1.0 DDR3 Registered DIMM Ordering Information

Part Number	Density	Organization	Component Composition	Number of Rank	Height
M393B5273BH1-CF8/H9	4GB	512Mx72	256Mx8(K4B2G0846B-HC##)*18	2	30mm
M393B5270BH1-CF8/H9	4GB	512Mx72	512Mx4(K4B2G0446B-HC##)*18	1	30mm
M393B1K70BH1-CF8/H9	8GB	1Gx72	512Mx4(K4B2G0446B-HC##)*36	2	30mm
M393B1K73BH1-CF7/F8	8GB	1Gx72	512Mx8(K4B2G0846B-HC##)*36	4	30mm
M393B2K70BM1-CF7/F8	16GB	2Gx72	1Gx4(K4B4G0446B-MC##)*36	4	30mm

\* Note

- ## : F7(800Mbps 6-6-6) / F8(1066Mbps 7-7-7) / H9(1333Mbps 9-9-9)

## 2.0 Key Features

Speed	DDR3-800	DDR3-1066	DDR3-1333	Unit
	6-6-6	7-7-7	9-9-9	
tCK(min)	2.5	1.875	1.5	ns
CAS Latency	6	7	9	tCK
tRCD(min)	15	13.125	13.5	ns
tRP(min)	15	13.125	13.5	ns
tRAS(min)	37.5	37.5	36	ns
tRC(min)	52.5	50.625	49.5	ns

- JEDEC standard 1.5V ± 0.075V Power Supply
- V<sub>DDQ</sub> = 1.5V ± 0.075V
- 400 MHz f<sub>CK</sub> for 800Mb/sec/pin, 533MHz f<sub>CK</sub> for 1066Mb/sec/pin, 667MHz f<sub>CK</sub> for 1333Mb/sec/pin
- 8 independent internal bank
- Programmable CAS Latency: 6,7,8,9,10
- Programmable Additive Latency(Posted CAS) : 0, CL - 2, or CL - 1 clock
- Programmable CAS Write Latency(CWL) = 5(DDR3-800), 6(DDR3-1066), 7(DDR3-1333)
- 8-bit pre-fetch
- Burst Length: 8 (Interleave without any limit, sequential with starting address "000" only), 4 with tCCD = 4 which does not allow seamless read or write [either On the fly using A12 or MRS]
- Bi-directional Differential Data Strobe
- On Die Termination using ODT pin
- Average Refresh Period 7.8us at lower than T<sub>CASE</sub> 85°C, 3.9us at 85°C < T<sub>CASE</sub> ≤ 95°C
- Asynchronous Reset

## 3.0 Address Configuration

Organization	Row Address	Column Address	Bank Address	Auto Precharge
512x4(2Gb) based Module	A0-A14	A0-A9, A11	BA0-BA2	A10/AP
256x8(2Gb) based Module	A0-A14	A0-A9	BA0-BA2	A10/AP
1Gx4(4Gb DDP) based Module	A0-A14	A0-A9, A11	BA0-BA2	A10/AP



## 4.0 Registered DIMM Pin Configurations (Front side/Back side)

Pin	Front	Pin	Back	Pin	Front	Pin	Back	Pin	Front	Pin	Back
1	V <sub>REFDQ</sub>	121	V <sub>SS</sub>	42	DQS8	162	NC,DQS17, ,TDQS17	82	DQ33	202	V <sub>SS</sub>
2	V <sub>SS</sub>	122	DQ4	43	DQS8	163	V <sub>SS</sub>	83	V <sub>SS</sub>	203	DM4,DQS13 ,TDQS13
3	DQ0	123	DQ5	44	V <sub>SS</sub>	164	CB6,NC	84	DQS4	204	NC,DQS13 ,TDQS13
4	DQ1	124	V <sub>SS</sub>	45	CB2,NC	165	CB7,NC	85	DQS4	205	V <sub>SS</sub>
5	V <sub>SS</sub>	125	DM0,DQS9 ,TDQS9	46	CB3,NC	166	V <sub>SS</sub>	86	V <sub>SS</sub>	206	DQ38
6	DQS0	126	NC,DQS9 ,TDQS9	47	V <sub>SS</sub>	167	NC(TEST)	87	DQ34	207	DQ39
7	DQS0	127	V <sub>SS</sub>	48	V <sub>TT</sub> , NC	168	RESET	88	DQ35	208	V <sub>SS</sub>
8	V <sub>SS</sub>	128	DQ6	KEY				89	V <sub>SS</sub>	209	DQ44
9	DQ2	129	DQ7	49	V <sub>TT</sub> , NC	169	CKE1, NC	90	DQ40	210	DQ45
10	DQ3	130	V <sub>SS</sub>	50	CKE0	170	V <sub>DD</sub>	91	DQ41	211	V <sub>SS</sub>
11	V <sub>SS</sub>	131	DQ12	51	V <sub>DD</sub>	171	A15	92	V <sub>SS</sub>	212	DM5,DQS14 ,TDQS14
12	DQ8	132	DQ13	52	BA2	172	A14	93	DQS5	213	NC,DQS14 ,TDQS14
13	DQ9	133	V <sub>SS</sub>	53	Err_Out/NC	173	V <sub>DD</sub>	94	DQ42	214	V <sub>SS</sub>
14	V <sub>SS</sub>	134	DM1,DQS10 ,TDQS10	54	V <sub>DD</sub>	174	A12/BC	95	V <sub>SS</sub>	215	DQ46
15	DQS1	135	NC,DQS10 ,TDQS10	55	A11	175	A9	96	DQ43	216	DQ47
16	DQS1	136	V <sub>SS</sub>	56	A7	176	V <sub>DD</sub>	97	DQ44	217	V <sub>SS</sub>
17	V <sub>SS</sub>	137	DQ14	57	V <sub>DD</sub>	177	A8	98	V <sub>SS</sub>	218	DQ52
18	DQ10	138	DQ15	58	A5	178	A6	99	DQ48	219	DQ53
19	DQ11	139	V <sub>SS</sub>	59	A4	179	V <sub>DD</sub>	100	DQ49	220	V <sub>SS</sub>
20	V <sub>SS</sub>	140	DQ20	60	V <sub>DD</sub>	180	A3	101	V <sub>SS</sub>	221	DM6,DQS15 ,TDQS15
21	DQ16	141	DQ21	61	A2	181	A1	102	DQS6	222	NC,DQS15 ,TDQS15
22	DQ17	142	V <sub>SS</sub>	62	V <sub>DD</sub>	182	V <sub>DD</sub>	103	DQS6	223	V <sub>SS</sub>
23	V <sub>SS</sub>	143	DM2,DQS11 ,TDQS11	63	NC, CK1	183	V <sub>DD</sub>	104	V <sub>SS</sub>	224	DQ54
24	DQS2	144	NC,DQS11 ,TDQS11	64	NC, CK1	184	CK0	105	DQ50	225	DQ55
25	DQS2	145	V <sub>SS</sub>	65	V <sub>DD</sub>	185	CK0	106	DQ51	226	V <sub>SS</sub>
26	V <sub>SS</sub>	146	DQ22	66	V <sub>DD</sub>	186	V <sub>DD</sub>	107	V <sub>SS</sub>	227	DQ60
27	DQ18	147	DQ23	67	V <sub>REFCA</sub>	187	EVENT,NC	108	DQ56	228	DQ61
28	DQ19	148	V <sub>SS</sub>	68	NC/Par_In	188	A0	109	DQ57	229	V <sub>SS</sub>
29	V <sub>SS</sub>	149	DQ28	69	V <sub>DD</sub>	189	V <sub>DD</sub>	110	V <sub>SS</sub>	230	DM7/DQS16 TDQS16
30	DQ24	150	DQ29	70	A10/AP	190	BA1	111	DQS7	231	DM7,DQS16 ,TDQS16
31	DQ25	151	V <sub>SS</sub>	71	BA0	191	V <sub>DD</sub>	112	DQS7	232	V <sub>SS</sub>
32	V <sub>SS</sub>	152	DM3,DQS12 ,TDQS12	72	V <sub>DD</sub>	192	RAS	113	V <sub>SS</sub>	233	DQ62
33	DQS3	153	NC,DQS12 ,TDQS12	73	WE	193	S0	114	DQ58	234	DQ63
34	DQS3	154	V <sub>SS</sub>	74	CAS	194	V <sub>DD</sub>	115	DQ59	235	V <sub>SS</sub>
35	V <sub>SS</sub>	155	DQ30	75	V <sub>DD</sub>	195	ODT0	116	V <sub>SS</sub>	236	V <sub>DDSPD</sub>
36	DQ26	156	DQ31	76	S1,NC	196	A13	117	SA0	237	SA1
37	DQ27	157	V <sub>SS</sub>	77	ODT1,NC	197	V <sub>DD</sub>	118	SCL	238	SDA
38	V <sub>SS</sub>	158	CB4,NC	78	V <sub>DD</sub>	198	S3,NC	119	SA2	239	V <sub>SS</sub>
39	CB0,NC	159	CB5,NC	79	S2,NC	199	V <sub>SS</sub>	120	V <sub>TT</sub>	240	V <sub>TT</sub>
40	CB1,NC	160	V <sub>SS</sub>	80	V <sub>SS</sub>	200	DQ36				
41	V <sub>SS</sub>	161	DM8,DQS17 TDQS17,NC	81	DQ32	201	DQ37				

NC = No Connect

SAMSUNG ELECTRONICS CO., Ltd. reserves the right to change products and specifications without notice.




## 5.0 Pin Description

Pin Name	Description	Number	Pin Name	Description	Number
CK0	Clock Input, positive line	1	ODT[1:0]	On Die Termination Inputs	2
<u>CK0</u>	Clock Input, negative line	1	DQ[63:0]	Data Input/Output	64
CKE[1:0]	Clock Enables	2	CB[7:0]	Data check bits Input/Output	8
RAS	Row Address Strobe	1	DQS[8:0]	Data strobes	9
CAS	Column Address Strobe	1	<u>DQS</u> [8:0]	Data strobes, negative line	9
WE	Write Enable	1	DM[8:0]/ DQS[17:9] TDQS[17:9]	Data Masks/ Data strobes, Termination data strobes	9
S[3:0]	Chip Selects	4	<u>DQS</u> [17:9] TDQS[17:9]	Data strobes, negative line, Termination data strobes	9
A[9:0],A11, A[15:13]	Address Inputs	2\14	RFU	Reserved for Future Use	2
A10/AP	Address Input/Autoprecharge	1	EVENT	Reserved for optional hardware temperature sensing	1
A12/ <u>BC</u>	Address Input/Burst chop	1	TEST	Memory bus test toll (Not Connected and Not Useable on DIMMs)	1
BA[2:0]	SDRAM Bank Addresses	3	RESET	Register and SDRAM control pin	1
SCL	Serial Presence Detect (SPD) Clock Input	1	V <sub>DD</sub>	Power Supply	22
SDA	SPD Data Input/Output	1	V <sub>SS</sub>	Ground	59
SA[2:0]	SPD Address Inputs	3	V <sub>REFDQ</sub>	Reference Voltage for DQ	1
Par_In	Parity bit for the Address and Control bus	1	V <sub>REFCA</sub>	Reference Voltage for CA	1
<u>Err_Out</u>	Parity error found on the Address and Control bus	1	V <sub>TT</sub>	Termination Voltage	4
			V <sub>DDSPD</sub>	SPD Power	1
				Total	240

\*The V<sub>DD</sub> and V<sub>DDQ</sub> pins are tied common to a single power-plane on these designs.

## 6.0 ON DIMM Thermal Sensor



Temperature Sensor Characteristics

Grade	Range	Temperature Sensor Accuracy			Units	Notes
		Min.	Typ.	Max.		
B	75 < Ta < 95	-	+/- 0.5	+/- 1.0	°C	-
	40 < Ta < 125	-	+/- 1.0	+/- 2.0		-
	-20 < Ta < 125	-	+/- 2.0	+/- 3.0		-
Resolution		0.25			°C /LSB	-



## 7.0 Input/Output Functional Description

Symbol	Type	Polarity	Function
CK0	Input	Positive Edge	Positive line of the differential pair of system clock inputs that drives input to the on-DIMM Clock Driver.
<u>CK0</u>	Input	Negative Edge	Negative line of the differential pair of system clock inputs that drives the input to the on-DIMM Clock Driver.
CKE[1:0]	Input	Active High	CKE HIGH activates, and CKE LOW deactivates internal clock signals, and device input buffers and output drivers of the SDRAMs. Taking CKE LOW provides PRECHARGE POWER-DOWN and SELF REFRESH operation (all banks idle), or ACTIVE POWER DOWN (row ACTIVE in any bank)
<u>S</u> [3:0]	Input	Active Low	Enables the associated SDRAM command decoder when low and disables decoder when high. When decoder is disabled, new commands are ignored and previous operations continue. These input signals also disable all outputs (except CKE and ODT) of the register(s) on the DIMM when both inputs are high. When both S[1:0] are high, all register outputs (except CKE, ODT and Chip select) remain in the previous state. For modules supporting 4 ranks, S[3:2] operate similarly to S[1:0] for a second set of register outputs.
ODT[1:0]	Input	Active High	On-Die Termination control signals
RAS, CAS, WE	Input	Active Low	When sampled at the positive rising edge of the clock, CAS, RAS, and WE define the operation to be executed by the SDRAM.
V <sub>REFDQ</sub>	Supply		Reference voltage for DQ0-DQ63 and CB0-CB7
V <sub>REFCA</sub>	Supply		Reference voltage for A0-A15, BA0-BA2, RAS, CAS, WE, S0, S1, CKE0, CKE1, Par_In, ODT0 and ODT1.
BA[2:0]	Input		Selects which SDRAM bank of eight is activated. BA0 - BA2 define to which bank an Active, Read, Write or Precharge command is being applied. Bank address also determines mode register is to be accessed during an MRS cycle.
A[15:13, 12/BC,11, 10/AP,9:0]	Input		Provided the row address for Active commands and the column address and Auto Precharge bit for Read/Write commands to select one location out of the memory array in the respective bank. A10 is sampled during a Precharge command to determine whether the Precharge applies to one bank (A10 LOW) or all banks (A10 HIGH). If only one bank is to be precharged, the bank is selected by BA. A12 is also utilized for BL 4/8 identification for "BL on the fly" during CAS command. The address inputs also provide the op-code during Mode Register Set commands.
DQ[63:0], CB[7:0]	I/O		Data and Check Bit Input/Output pins
DM[8:0]			Active High Masks write data when high, issued concurrently with input data. V <sub>DD</sub> , V <sub>SS</sub> Supply Power and ground for the DDR SDRAM input buffers and core logic. V <sub>TT</sub> Supply Termination Voltage for Address/Command/Control/Clock nets.
DQS[17:0]	I/O		Positive Edge Positive line of the differential data strobe for input and output data.
DQS[17:0]	I/O		Negative Edge Negative line of the differential data strobe for input and output data.
TDQS[17:9], TDQS[17:9]	OUT		TDQS/TDQS is applicable for X8 DRAMs only. When enabled via Mode Register A11=1 in MR1, DRAM will enable the same termination resistance function on TDQS/TDQS that is applied to DQS/DQS. When disabled via mode register A11=0 in MR1, DM/TDQS will provide the data mask function and TDQS is not used. X4/X16 DRAMs must disable the TDQS function via mode register A11=0 in MR1
SA[2:0]	IN		These signals are tied at the system planar to either V <sub>SS</sub> or V <sub>DDSPD</sub> to configure the serial SPD EEPROM address range.
SDA	I/O		This bidirectional pin is used to transfer data into or out of the SPD EEPROM. A resistor must be connected from the SDA bus line to V <sub>DDSPD</sub> on the system planar to act as a pullup.
SCL	IN		This signal is used to clock data into and out of the SPD EEPROM. A resistor may be connected from the SCL bus line to V <sub>DDSPD</sub> on the system planar to act as a pullup.
<u>EVENT</u>	OUT (open drain)	Active Low	This signal indicates that a thermal event has been detected in the thermal sensing device. The system should guarantee the electrical level requirement is met for the EVENT pin on TS/SPD part.
V <sub>DDSPD</sub>	Supply		Serial EEPROM positive power supply wired to a separate power pin at the connector which supports from 3.0 Volt to 3.6 Volt (nominal 3.3V) operation.
<u>RESET</u>	IN		The RESET pin is connected to the RESET pin on the register and to the RESET pin on the DRAM. When low, all register outputs will be driven low and the Clock Driver clocks to the DRAMs and register(s) will be set to low level (the Clock Driver will remain synchronized with the input clock)
Par_In	IN		Parity bit for the Address and Control bus. ("1" : Odd, "0" : Even)
<u>Err_Out</u>	OUT (open drain)		Parity error detected on the Address and Control bus. A resistor may be connected from Err_Out bus line to V <sub>DD</sub> on the system planar to act as a pull up.
TEST			Used by memory bus analysis tools (unused (NC) on memory DIMMs)



## 8.0 Pinout comparison Based on Module Type

Pin	RDIMM		UDIMM	
	Signal	Notes	Signal	Notes
48, 49	V <sub>TT</sub>	Additional connection for Termination Voltage for Address/Command/Control/Clock nets.	NC	Not used on UDIMMs
120, 240	V <sub>TT</sub>	Termination Voltage for Address/Command/Control/Clock nets.	V <sub>TT</sub>	Termination Voltage for Address/Command/Control/Clock nets.
53	Err_Out	Connected to the register on all RDIMMs NC Not used on UDIMMs	NC	NC Not used on UDIMMs
63	NC	Not used on RDIMMs	CK1	Used for 2 rank UDIMMs, not used on single-rank UDIMMs, but terminated
64	NC		<u>CK1</u>	
68	Par_In	Connected to the register on all RDIMMs	NC	Not used on RDIMMs
76	<u>S</u> 1	Connected to the register on all RDIMMs	<u>S</u> 1	Used for dual-rank UDIMMs, not connected on single-rank UDIMMs
77	ODT1, NC	Connected to the register on dual- and quadrank RDIMMs; NC on single-rank RDIMMs	ODT1,NC	Used for dual-rank UDIMMs, not connected on single-rank UDIMMs
79	<u>S</u> 2, NC	Connected to the register on quad-rank RDIMMs, not connected on single or dual rank RDIMMs	NC	Not used on UDIMMs
167	NC	TEST input used only on bus analysis probes	NC	TEST input used only on bus analysis probes
169	CKE1	Connected to the register on dual- and quadrank RDIMMs; NC on single-rank RDIMMs	CKE1, NC	Used for dual-rank UDIMMs, not connected on single-rank UDIMMs
171	A15	Connected to the register on all RDIMMs	A15, NC	Depending on device density, may not be connected to SDRAMs on UDIMMs. However, these signals are terminated on UDIMMs. A15 not routed on some RCs
172	A14		A14	
196	A13		A13	
198	<u>S</u> 3, NC	Connected to the register on quad-rank RDIMMs, not connected on single-or dual-rank RDIMMs	NC	Not used on UDIMMs
39, 40, 45, 46, 158, 159, 164, 165	CBn	Used on all RDIMMs; (n = 0...7)	NC, CBn	Used on x72 UDIMMs, (n = 0...7); not used on x64 UDIMMs
125, 134, 143, 152, 161, 203, 212, 221, 230	DQSn, TDQSn	Connected to DQS on x4 SDRAMs, TDQS on x8 SDRAMs on RDIMMs; (n = 9...17)	DMn	Connected to DM on x8 DRAMs, UDM or LDM on x16 DRAMs on UDIMMs; (n = 0...8)
126, 135, 144, 153, 162, 204, 213, 222, 231	<u>DQ</u> Sn, <u>TDQ</u> Sn	Connected to <u>DQS</u> on x4 DRAMs, <u>TDQS</u> on x8 SDRAMs on RDIMMs; (n=9...17)	NC	Not used on UDIMMs
187	<u>EVENT</u> NC	Connected to optional thermal sensing component. NC on Modules without a thermal sensing component.	NC	Not used on UDIMMs

Note : NC = no internal connection



## 9.0 Registering Clock Driver Specification

### 9.1 Timing & Capacitance values


Symbol	Parameter	Conditions	$T_C = TBD$ $V_{DD} = 1.5 \pm 0.075V$		Units	Notes
			Min	Max		
fclock	Input Clock Frequency	application frequency	300	670	MHz	
$t_{CH}/t_{CL}$	Pulse duration, CK, $\overline{CK}$ HIGH or LOW		0.4	-	$t_{CK}$	
$t_{ACT}$	Inputs active time4 before RESET is taken HIGH	$DCKE0/1 = LOW$ and $DCS0/1 = HIGH$	8	-	$t_{CK}$	
$t_{SU}$	Setup time	Input valid before CK/ $\overline{CK}$	100	-	ps	
$t_H$	Hold time	Input to remain Valid after CK/ $\overline{CK}$	175	-		
$t_{PDM}$	Propagation delay, single-bit switching	CK/ $\overline{CK}$ to output	0.65	1.0	ns	
$t_{DIS}$	output disable time(1/2-Clock pre-launch)	CK/ $\overline{CK}$ to output float	0.5	-	$t_{CK}$	
	output disable time(3/4-Clock pre-launch)		0.25	-		
$t_{EN}$	output enable time(1/2-Clock pre-launch)	CK/ $\overline{CK}$ to output driving	-	0.5	$t_{CK}$	
	output enable time(3/4-Clock pre-launch)		-	0.25		
$C_{IN}(\text{DATA})$	Data Input Capacitance		1.5	2.5	pF	
$C_{IN}(\text{CLOCK})$	Data Input Capacitance		2	3		
$C_{IN}(\text{RST})$	Reset Input Capacitance		-	3		

### 9.2 Clock driver Characteristics

Symbol	Parameter	Conditions	$T_C = TBD$ $V_{DD} = 1.5 \pm 0.075V$		Units	Notes
			Min	Max		
$t_{jit}(\text{cc})$	Cycle-to-cycle period jitter		0	40	ps	
$t_{STAB}$	Stabilization time		-	6	us	
$t_{dyn}$	Dynamic phase offset		-50	50	ps	
$t_{CKsk}$	Clclock Output skew			50	ps	
$t_{jit}(\text{per})$	Yn Clock Period jitter		-40	40	ps	
$t_{ji}(\text{hper})$	Half period jitter		-50	50	ps	
$t_{Qsk1}$	Qn Output to clock tolerance (Standard 1/2 -Clock Pre-Launch)	Output Inversion enabled	-100	200	ps	
		Output Inversion disabled	-100	300		
$t_{Qsk1}$	Output clock tolerance (3/4 Clock Pre-Launch)	Output Inversion enabled	-100	200	ps	
		Output Inversion disabled	-100	300		
$t_{dynoff}$	Maximum re-driven dynamic clock off-set		-80	80	ps	

## 10.0 Functional Block Diagram:

10.1 4GB, 512Mx72 Module(Populated as 2 rank of x8 DDR3 SDRAMs)



## Note :


1. DQ-to-I/O wiring may be changed within a byte.
2. Unless otherwise noted, resistor values are  $15\Omega \pm 5\%$ .
3. RS0 and RS1 alternate between the back and front sides of the DIMM.
4. ZQ resistors are  $240\Omega \pm 1\%$ . For all other resistor values refer to the appropriate wiring diagram.
5. See the wiring diagrams for all resistors associated with the command, address and control bus.

$\overline{S0^*}$	$\overline{RS0A} \rightarrow \overline{CS0}$ : SDRAMs D[3:0], D17
$\overline{S1^*}$	$\overline{RS0B} \rightarrow \overline{CS0}$ : SDRAMs D[7:4]
$\overline{RS1A} \rightarrow \overline{CS1}$	: SDRAMs D[12:9], D17
$\overline{RS1B} \rightarrow \overline{CS1}$	: SDRAMs D[16:13]
$\overline{BA[N:0]}$	$\overline{RBA[N:0]} \rightarrow \overline{BA[N:0]}$ : SDRAMs D[3:0], D[12:8], D17
$\overline{A[N:0]}$	$\overline{RBA[N:0]} \rightarrow \overline{A[N:0]}$ : SDRAMs D[7:4], D[16:13]
$\overline{RAS}$	$\overline{RRASA} \rightarrow \overline{RAS}$ : SDRAMs D[3:0], D[12:8], D17
$\overline{CAS}$	$\overline{RRASB} \rightarrow \overline{RAS}$ : SDRAMs D[7:4], D[16:13]
$\overline{WE}$	$\overline{RCASA} \rightarrow \overline{CAS}$ : SDRAMs D[3:0], D[12:8], D17
$\overline{CKE0}$	$\overline{RCASB} \rightarrow \overline{CAS}$ : SDRAMs D[7:4], D[16:13]
$\overline{CKE1}$	$\overline{RWEEA} \rightarrow \overline{WE}$ : SDRAMs D[3:0], D[12:8], D17
$\overline{ODT0}$	$\overline{RWWEB} \rightarrow \overline{WE}$ : SDRAMs D[7:4], D[16:13]
$\overline{ODT1}$	$\overline{RCKE0A} \rightarrow \overline{CKE0}$ : SDRAMs D[3:0], D8
$\overline{CK0}$	$\overline{RCKE0B} \rightarrow \overline{CKE0}$ : SDRAMs D[7:4]
$\overline{CK0}$	$\overline{RCKE1A} \rightarrow \overline{CKE1}$ : SDRAMs D[12:9], D17
$\overline{CK1}$	$\overline{RCKE1B} \rightarrow \overline{CKE1}$ : SDRAMs D[16:13]
$\overline{ODT0A} \rightarrow \overline{ODT0}$	$\overline{RODT0A} \rightarrow \overline{ODT0}$ : SDRAMs D[3:0], D8
$\overline{ODT0B} \rightarrow \overline{ODT0}$	$\overline{RODT0B} \rightarrow \overline{ODT0}$ : SDRAMs D[7:4]
$\overline{ODT1A} \rightarrow \overline{ODT1}$	$\overline{RODT1A} \rightarrow \overline{ODT1}$ : SDRAMs D[12:9], D17
$\overline{ODT1A} \rightarrow \overline{ODT1}$	$\overline{RODT1A} \rightarrow \overline{ODT1}$ : SDRAMs D[16:13]
$\overline{PCK0A} \rightarrow \overline{CK}$	$\overline{PCK0A} \rightarrow \overline{CK}$ : SDRAMs D[3:0], D8
$\overline{PCK0B} \rightarrow \overline{CK}$	$\overline{PCK0B} \rightarrow \overline{CK}$ : SDRAMs D[7:4]
$\overline{PCK1B} \rightarrow \overline{CK}$	$\overline{PCK1B} \rightarrow \overline{CK}$ : SDRAMs D[16:13]
$\overline{PCK0A} \rightarrow \overline{CK}$	$\overline{PCK0A} \rightarrow \overline{CK}$ : SDRAMs D[3:0], D8
$\overline{PCK0B} \rightarrow \overline{CK}$	$\overline{PCK0B} \rightarrow \overline{CK}$ : SDRAMs D[7:4]
$\overline{PCK1A} \rightarrow \overline{CK}$	$\overline{PCK1A} \rightarrow \overline{CK}$ : SDRAMs D[12:9], D17
$\overline{PCK1B} \rightarrow \overline{CK}$	$\overline{PCK1B} \rightarrow \overline{CK}$ : SDRAMs D[16:13]
$\overline{PAR\_IN}$	$\overline{QERR}$
$\overline{RESET^{**}}$	$\overline{Err\_out}$
	$\overline{PST^{**}}$ : SDRAMs D[8:0]

\*S[3:2], CKE1, ODT1, CK1 and CK1 are NC




## 10.2 4GB, 512Mx72 Module(Populated as 1 ranks of x4 DDR3 SDRAMs)





\*S[3:2], CKE1, ODT1, CK1 and  $\overline{CK1}$  are NC  
(Unused register inputs ODT1 and CKE1 have a  $330\Omega$  resistor to ground)

10.3 8GB, 1Gx72 Module(Populated as 2 ranks of x4 DDR3 SDRAMs)



# Registered DIMM

# DDR3 SDRAM






## Notes :

1. DQ-to-I/O wiring may be changed within a nibble.
2. See wiring diagrams for resistor values.
3. ZQ pins of each SDRAM are connected to individual RZQ resistors (240 +/-1%)ohms...




**10.4 8GB, 1Gx72 Module(Populated as 4 ranks of x8 DDR3 SDRAMs)**





#### Note :





1. DQ-to-I/O wiring may be changed within a nibble.
2. Unless otherwise noted, resistor values are  $15\Omega \pm 5\%$ .
3. See the wiring diagrams for all resistors associated with the command, address and control bus.
4. ZQ resistors are  $240\Omega \pm 1\%$ . For all other resistor values refer to the appropriate wiring diagram.

**10.5 16GB,2Gx72 Module**(Populated as 4 ranks of x4 DDR3 SDRAMs)










Note :

1. DQ-to-I/O wiring may be changed within a nibble.
2. Unless otherwise noted, resistor values are  $15\Omega \pm 5\%$ .
3. See the wiring diagrams for all resistors associated with the command, address and control bus.
4. ZQ resistors are  $240\Omega \pm 1\%$ . For all other resistor values refer to the appropriate wiring diagram.

# Registered DIMM

## **DDR3 SDRAM**



## 11.0 Absolute Maximum Ratings

### 11.1 Absolute Maximum DC Ratings

Symbol	Parameter	Rating	Units	Notes
V <sub>DD</sub>	Voltage on V <sub>DD</sub> pin relative to V <sub>SS</sub>	-0.4 V ~ 1.975 V	V	1,3
V <sub>DDQ</sub>	Voltage on V <sub>DDQ</sub> pin relative to V <sub>SS</sub>	-0.4 V ~ 1.975 V	V	1,3
V <sub>IN</sub> , V <sub>OUT</sub>	Voltage on any pin relative to V <sub>SS</sub>	-0.4 V ~ 1.975 V	V	1
T <sub>STG</sub>	Storage Temperature	-55 to +100	°C	1, 2

Note :

1. Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
2. Storage Temperature is the case surface temperature on the center/top side of the DRAM. For the measurement conditions, please refer to JESD51-2 standard.
3. V<sub>DD</sub> and V<sub>DDQ</sub> must be within 300mV of each other at all times; and V<sub>REF</sub> must be not greater than 0.6 x V<sub>DDQ</sub>. When V<sub>DD</sub> and V<sub>DDQ</sub> are less than 500mV; V<sub>REF</sub> may be equal to or less than 300mV.

### 11.2 DRAM Component Operating Temperature Range

Symbol	Parameter	rating	Unit	Notes
T <sub>OPER</sub>	Operating Temperature Range	0 to 95	°C	1, 2, 3

Note :

1. Operating Temperature T<sub>OPER</sub> is the case surface temperature on the center/top side of the DRAM. For measurement conditions, please refer to the JEDEC document JESD51-2.
2. The Normal Temperature Range specifies the temperatures where all DRAM specifications will be supported. During operation, the DRAM case temperature must be maintained between 0-85°C under all operating conditions
3. Some applications require operation of the Extended Temperature Range between 85°C and 95°C case temperature. Full specifications are guaranteed in this range, but the following additional conditions apply:
  - a) Refresh commands must be doubled in frequency, therefore reducing the refresh interval tREFI to 3.9us. It is also possible to specify a component with 1X refresh (tREFI to 7.8us) in the Extended Temperature Range.
  - b) If Self-Refresh operation is required in the Extended Temperature Range, then it is mandatory to either use the Manual Self-Refresh mode with Extended Temperature Range capability (MR2 A6 = 0b and MR2 A7 = 1b) or enable the optional Auto Self-Refresh mode (MR2 A6 = 1b and MR2 A7 = 0b)

## 12.0 AC & DC Operating Conditions

### 12.1 Recommended DC Operating Conditions (SSTL - 15)

Symbol	Parameter	Rating			Units	Notes
		Min.	Typ.	Max.		
V <sub>DD</sub>	Supply Voltage	1.425	1.5	1.575	V	1,2
V <sub>DDQ</sub>	Supply Voltage for Output	1.425	1.5	1.575	V	1,2

Note :

1. Under all conditions V<sub>DDQ</sub> must be less than or equal to V<sub>DD</sub>.
2. V<sub>DDQ</sub> tracks with V<sub>DD</sub>. AC parameters are measured with V<sub>DD</sub> and V<sub>DDQ</sub> tied together.

## 13.0 AC & DC Input Measurement Levels

### 13.1 AC and DC Logic Input Levels for Single-ended Signals

Single Ended AC and DC input levels for Command and Address

Symbol	Parameter	DDR3-800/1066		DDR3-1333		Unit	Notes
		Min.	Max.	Min.	Max.		
$V_{IH.CA}(DC)$	DC input logic high	$V_{REF} + 100$	$V_{DD}$	$V_{REF} + 100$	$V_{DD}$	mV	1
$V_{IL.CA}(DC)$	DC input logic low	$V_{SS}$	$V_{REF} - 100$	$V_{SS}$	$V_{REF} - 100$	mV	1
$V_{IH.CA}(AC)$	AC input logic high	$V_{REF} + 175$	-	$V_{REF} + 175$	-	mV	1,2
$V_{IL.CA}(AC)$	AC input logic low	-	$V_{REF} - 175$	-	$V_{REF} - 175$	mV	1,2
$V_{IH.CA}(AC150)$	AC input logic high	-	-	$V_{REF} + 150$	-	mV	1,2
$V_{IL.CA}(AC150)$	AC input logic low	-	-	-	$V_{REF} - 150$	mV	1,2
$V_{REFCA}(DC)$	Reference Voltage for ADD, CMD inputs	$0.49*V_{DD}$	$0.51*V_{DD}$	$0.49*V_{DD}$	$0.51*V_{DD}$	V	3,4

Note :

1. For input only pins except RESET,  $V_{REF} = V_{REFCA}(DC)$
2. See "Overshoot and Undershoot specifications" section.
3. The AC peak noise on  $V_{REF}$  may not allow  $V_{REF}$  to deviate from  $V_{REF}(DC)$  by more than  $\pm 1\% V_{DD}$  (for reference : approx.  $\pm 15mV$ )
4. For reference : approx.  $V_{DD}/2 \pm 15mV$

Single Ended AC and DC input levels for DQ and DM

Symbol	Parameter	DDR3-800/1066		DDR3-1333		Unit	Notes
		Min.	Max.	Min.	Max.		
$V_{IH.DQ}(DC100)$	DC input logic high	$V_{REF} + 100$	$V_{DD}$	$V_{REF} + 100$	$V_{DD}$	mV	1
$V_{IL.DQ}(DC100)$	DC input logic low	$V_{SS}$	$V_{REF} - 100$	$V_{SS}$	$V_{REF} - 100$	mV	1
$V_{IH.DQ}(AC175)$	AC input logic high	$V_{REF} + 175$	-	$V_{REF} + 150$	-	mV	1,2,5
$V_{IL.DQ}(AC175)$	AC input logic low	-	$V_{REF} - 175$	-	$V_{REF} - 150$	mV	1,2,5
$V_{IH.DQ}(AC150)$	AC input logic high	$V_{REF} + 150$	Note 2	-	-	mV	1,2,5
$V_{IL.DQ}(AC150)$	AC input logic low	Note 2	$V_{REF} - 150$	-	-	mV	1,2,5
$V_{REFDQ}(DC)$	I/O Reference Voltage(DQ)	$0.49*V_{DD}$	$0.51*V_{DD}$	$0.49*V_{DD}$	$0.51*V_{DD}$	V	3,4

Note :


1. For input only pins except RESET,  $V_{REF} = V_{REFDQ}(DC)$
2. See 9.6 "Overshoot and Undershoot specifications" section.
3. The AC peak noise on  $V_{REF}$  may not allow  $V_{REF}$  to deviate from  $V_{REF}(DC)$  by more than  $\pm 1\% V_{DD}$  (for reference : approx.  $\pm 15mV$ )
4. For reference : approx.  $V_{DD}/2 \pm 15mV$
5. Single ended swing requirement for DQS - DQS is 350mV (peak to peak). Differential swing for DQS - DQS is 700mV (peak to peak).



### 13.2 $V_{REF}$ Tolerances.

The dc-tolerance limits and ac-noise limits for the reference voltages  $V_{REFCA}$  and  $V_{REFDQ}$  are illustrated in Figure 2. It shows a valid reference voltage  $V_{REF}(t)$  as a function of time. ( $V_{REF}$  stands for  $V_{REFCA}$  and  $V_{REFDQ}$  likewise).

$V_{REF}(DC)$  is the linear average of  $V_{REF}(t)$  over a very long period of time (e.g. 1 sec). This average has to meet the min/max requirements of  $V_{REF}$ . Furthermore  $V_{REF}(t)$  may temporarily deviate from  $V_{REF}(DC)$  by no more than  $\pm 1\% V_{DD}$ .



**Figure 2. Illustration of  $V_{REF}(DC)$  tolerance and  $V_{REF}$  ac-noise limits**

The voltage levels for setup and hold time measurements  $V_{IH}(AC)$ ,  $V_{IH}(DC)$ ,  $V_{IL}(AC)$  and  $V_{IL}(DC)$  are dependent on  $V_{REF}$ .

" $V_{REF}$ " shall be understood as  $V_{REF}(DC)$ , as defined in Figure 2.

This clarifies, that dc-variations of  $V_{REF}$  affect the absolute voltage a signal has to reach to achieve a valid high or low level and therefore the time to which setup and hold is measured. System timing and voltage budgets need to account for  $V_{REF}(DC)$  deviations from the optimum position within the data-eye of the input signals.

This also clarifies that the DRAM setup/hold specification and derating values need to include time and voltage associated with  $V_{REF}$  ac-noise. Timing and voltage effects due to ac-noise on  $V_{REF}$  up to the specified limit ( $\pm 1\% V_{DD}$ ) are included in DRAM timings and their associated deratings.

### 13.3 AC and DC Logic Input Levels for Differential Signals

#### 13.3.1 Differential Signals Definition




Figure 3 : Definition of differential ac-swing and "time above ac level" tDVAC

#### 13.3.2 Differential Swing Requirement for Clock (CK - $\overline{CK}$ ) and Strobe (DQS - $\overline{DQS}$ )

Symbol	Parameter	DDR3-800/1066/1333		unit	Note
		min	max		
$V_{IH,diff}$	differential input high	+0.2	note 3	V	1
$V_{IL,diff}$	differential input low	note 3	-0.2	V	1
$V_{IH,diff}(AC)$	differential input high ac	$2 \times (V_{IH}(AC) - V_{REF})$	note 3	V	2
$V_{IL,diff}(AC)$	differential input low ac	note 3	$2 \times (V_{REF} - V_{IL}(AC))$	V	2

Notes:

- Used to define a differential signal slew-rate.
- for CK -  $\overline{CK}$  use  $V_{IH}/V_{IL}(AC)$  of ADD/CMD and  $V_{REFCA}$ ; for DQS -  $\overline{DQS}$ , DQSL -  $\overline{DQSL}$ , DQSU -  $\overline{DQSU}$  use  $V_{IH}/V_{IL}(AC)$  of DQs and  $V_{REFDQ}$ ; if a reduced ac-high or ac-low level is used for a signal group, then the reduced level applies also here.
- These values are not defined, however they single-ended signals CK, CK, DQS, DQS, DQSL, DQSL, DQSU, DQSU need to be within the respective limits ( $V_{IH}(DC)$  max,  $V_{IL}(DC)$  min) for single-ended signals as well as the limitations for overshoot and undershoot. Refer to "overshoot and Undershoot Specification".

Allowed time before ringback (tDVAC) for CLK -  $\overline{CLK}$  and DQS -  $\overline{DQS}$ .

Slew Rate [V/ns]	tDVAC [ps] @ $ V_{IH/L,diff}(AC)  = 350mV$		tDVAC [ps] @ $ V_{IH/L,diff}(AC)  = 300mV$	
	min	max	min	max
> 4.0	75	-	175	-
4.0	57	-	170	-
3.0	50	-	167	-
2.0	38	-	163	-
1.8	34	-	162	-
1.6	29	-	161	-
1.4	22	-	159	-
1.2	13	-	155	-
1.0	0	-	150	-
< 1.0	0	-	150	-

### 13.3.3 Single-ended Requirements for Differential Signals

Each individual component of a differential signal (CK, DQS, DQSL, DQSU,  $\overline{\text{CK}}$ ,  $\overline{\text{DQS}}$ ,  $\overline{\text{DQSL}}$ , or  $\overline{\text{DQSU}}$ ) has also to comply with certain requirements for single-ended signals.

$\text{CK}$  and  $\overline{\text{CK}}$  have to approximately reach  $V_{\text{SEHmin}} / V_{\text{SELmax}}$  (approximately equal to the ac-levels ( $V_{\text{IH}}(\text{AC}) / V_{\text{IL}}(\text{AC})$ ) for ADD/CMD signals) in every half-cycle.

$\text{DQS}$ ,  $\text{DQSL}$ ,  $\text{DQSU}$ ,  $\overline{\text{DQS}}$ ,  $\overline{\text{DQSL}}$  have to reach  $V_{\text{SEHmin}} / V_{\text{SELmax}}$  (approximately the ac-levels ( $V_{\text{IH}}(\text{AC}) / V_{\text{IL}}(\text{AC})$ ) for DQ signals) in every half-cycle preceding and following a valid transition.

Note that the applicable ac-levels for ADD/CMD and DQ's might be different per speed-bin etc. E.g. if  $V_{\text{IH}}150(\text{AC})/V_{\text{IL}}150(\text{AC})$  is used for ADD/CMD signals, then these ac-levels apply also for the single-ended signals CK and  $\overline{\text{CK}}$ .




Figure 4 : Single-ended requirement for differential signals.

Note that while ADD/CMD and DQ signal requirements are with respect to  $V_{\text{REF}}$ , the single-ended components of differential signals have a requirement with respect to  $V_{\text{DD}}/2$ ; this is nominally the same. The transition of single-ended signals through the ac-levels is used to measure setup time. For single-ended components of differential signals the requirement to reach  $V_{\text{SELmax}}$ ,  $V_{\text{SEHmin}}$  has no bearing on timing, but adds a restriction on the common mode characteristics of these signals.

#### Single ended levels for CK, DQS, DQSL, DQSU, $\overline{\text{CK}}$ , $\overline{\text{DQS}}$ , $\overline{\text{DQSL}}$ or $\overline{\text{DQSU}}$

Symbol	Parameter	DDR3-800/1066/1333		Unit	Notes
		Min	Max		
$V_{\text{SEH}}$	Single-ended high-level for strobes	$(V_{\text{DD}}/2)+0.175$	Note3	V	1, 2
	Single-ended high-level for CK, $\overline{\text{CK}}$	$(V_{\text{DD}}/2)+0.175$	Note3	V	1, 2
$V_{\text{SEL}}$	Single-ended low-level for strobes	Note3	$(V_{\text{DD}}/2)-0.175$	V	1, 2
	Single-ended low-level for CK, $\overline{\text{CK}}$	Note3	$(V_{\text{DD}}/2)-0.175$	V	1, 2

Notes:

- For CK,  $\overline{\text{CK}}$  use  $V_{\text{IH}}/V_{\text{IL}}(\text{AC})$  of ADD/CMD; for strobes (DQS,  $\overline{\text{DQS}}$ , DQSL,  $\overline{\text{DQSL}}$ , DQSU,  $\overline{\text{DQSU}}$ ) use  $V_{\text{IH}}/V_{\text{IL}}(\text{AC})$  of DQs.
- $V_{\text{IH}}(\text{AC})/V_{\text{IL}}(\text{AC})$  for DQs is based on  $V_{\text{REFDQ}}$ ;  $V_{\text{IH}}(\text{AC})/V_{\text{IL}}(\text{AC})$  for ADD/CMD is based on  $V_{\text{REFCA}}$ ; if a reduced ac-high or ac-low level is used for a signal group, then the reduced level applies also here
- These values are not defined, however they single-ended signals CK,  $\overline{\text{CK}}$ , DQS,  $\overline{\text{DQS}}$ , DQSL,  $\overline{\text{DQSL}}$ , DQSU,  $\overline{\text{DQSU}}$  need to be within the respective limits ( $V_{\text{IH}}(\text{DC})$  max,  $V_{\text{IL}}(\text{DC})$  min) for single-ended signals as well as the limitations for overshoot and undershoot. Refer to "Overshoot and Undershoot Specification"

### 13.3.4 Differential Input Cross Point Voltage

To guarantee tight setup and hold times as well as output skew parameters with respect to clock and strobe, each cross point voltage of differential input signals ( $\overline{CK}$ ,  $\overline{\overline{CK}}$  and  $DQS$ ,  $\overline{DQS}$ ) must meet the requirements in below table. The differential input cross point voltage  $V_{IX}$  is measured from the actual cross point of true and complement signal to the mid level between  $V_{DD}$  and  $V_{SS}$ .




Figure 5.  $V_{IX}$  Definition

#### Cross point voltage for differential input signals (CK, DQS)

Symbol	Parameter	DDR3-800/1066/1333		Unit	Notes
		Min	Max		
$V_{IX}$	Differential Input Cross Point Voltage relative to $V_{DD}/2$ for $\overline{CK}, \overline{\overline{CK}}$	-150	150	mV	
		-175	175	mV	1
$V_{IX}$	Differential Input Cross Point Voltage relative to $V_{DD}/2$ for $DQS, \overline{DQS}$	-150	150	mV	

Note :

1. Extended range for  $V_{IX}$  is only allowed for clock and if single-ended clock input signals  $\overline{CK}$  and  $\overline{\overline{CK}}$  are monotonic, have a single-ended swing  $V_{SEL}$  /  $V_{SEH}$  of at least  $V_{DD}/2 = -250$  mV, and the differential slew rate of  $\overline{CK}-\overline{\overline{CK}}$  is larger than 3 V/ ns.

### 13.4 Slew Rate Definition for Single Ended Input Signals

See "Address / Command Setup, Hold and Derating" for single-ended slew rate definitions for address and command signals.

See "Data Setup, Hold and Slew Rate Derating" for single-ended slew rate definitions for data signals.tDH nominal slew rate for a falling signal is defined as the slew rate between the last crossing of  $V_{IH}(DC)min$  and the first crossing of  $V_{REF}$

### 13.5 Slew rate definition for Differential Input Signals

Input slew rate for differential signals ( $CK$ ,  $\overline{CK}$  and  $DQS$ ,  $\overline{DQS}$ ) are defined and measured as shown in below.

#### Differential input slew rate definition

Description	Measured		Defined by
	From	To	
Differential input slew rate for rising edge ( $CK-\overline{CK}$ and $DQS-\overline{DQS}$ )	$V_{IHdiffmax}$	$V_{IHdiffmin}$	$\frac{V_{IHdiffmin} - V_{IHdiffmax}}{\Delta TRdiff}$
Differential input slew rate for falling edge ( $CK-\overline{CK}$ and $DQS-\overline{DQS}$ )	$V_{ILdiffmin}$	$V_{ILdiffmax}$	$\frac{V_{ILdiffmin} - V_{ILdiffmax}}{\Delta TFdiff}$

Note : The differential signal (i.e.  $CK - \overline{CK}$  and  $DQS - \overline{DQS}$ ) must be linear between these thresholds




Figure 6. Differential Input Slew Rate definition for  $DQS, \overline{DQS}$  and  $CK, \overline{CK}$

## 14.0 AC and DC Output Measurement Levels

### 14.1 Single Ended AC and DC Output Levels

#### Single Ended AC and DC output levels

Symbol	Parameter	DDR3-800/1066/1333	Units	Notes
$V_{OH}(DC)$	DC output high measurement level (for IV curve linearity)	$0.8 \times V_{DDQ}$	V	
$V_{OM}(DC)$	DC output mid measurement level (for IV curve linearity)	$0.5 \times V_{DDQ}$	V	
$V_{OL}(DC)$	DC output low measurement level (for IV curve linearity)	$0.2 \times V_{DDQ}$	V	
$V_{OH}(AC)$	AC output high measurement level (for output SR)	$V_{TT} + 0.1 \times V_{DDQ}$	V	1
$V_{OL}(AC)$	AC output low measurement level (for output SR)	$V_{TT} - 0.1 \times V_{DDQ}$	V	1

Note : 1. The swing of +/-0.1 x  $V_{DDQ}$  is based on approximately 50% of the static single ended output high or low swing with a driver impedance of 40Ω and an effective test load of 25Ω to  $V_{TT}=V_{DDQ}/2$ .

### 14.2 Differential AC and DC Output Levels

#### Differential AC and DC output levels

Symbol	Parameter	DDR3-800/1066/1333	Units	Notes
$V_{OHdiff}(AC)$	AC differential output high measurement level (for output SR)	$+0.2 \times V_{DDQ}$	V	1
$V_{OLDiff}(DC)$	AC differential output low measurement level (for output SR)	$-0.2 \times V_{DDQ}$	V	1

Note : 1. The swing of +/-0.2x $V_{DDQ}$  is based on approximately 50% of the static singel ended output high or low swing with a driver impedance of 40Ω and an effective test load of 25Ω to  $V_{TT}=V_{DDQ}/2$  at each of the differential outputs.

### 14.3 Single Ended Output Slew Rate

With the reference load for timing measurements, output slew rate for falling and rising edges is defined and measured between  $V_{OL}(AC)$  and  $V_{OH}(AC)$  for single ended signals as shown in below.

#### Single Ended Output slew rate definition

Description	Measured		Defined by	
	From	To		
Single ended output slew rate for rising edge	$V_{OL}(AC)$	$V_{OH}(AC)$	$\frac{V_{OH}(AC)-V_{OL}(AC)}{\Delta T Rse}$	
Single ended output slew rate for falling edge	$V_{OH}(AC)$	$V_{OL}(AC)$	$\frac{V_{OH}(AC)-V_{OL}(AC)}{\Delta T Fse}$	

Note : Output slew rate is verified by design and characterization, and may not be subject to production test.

#### Single Ended Output slew rate

Parameter	Symbol	DDR3-800		DDR3-1066		DDR3-1333		Units
		Min	Max	Min	Max	Min	Max	
Single ended output slew rate	SRQse	2.5	5	2.5	5	2.5	5	V/ns

Description : SR : Slew Rate

Q : Query Output (like in DQ, which stands for Data-in, Query-Output)

se : Singe-ended Signals

For Ron = RZQ/7 setting




Figure 7. Single Ended Output Slew Rate definition

#### 14.4 Differential Output Slew Rate

With the reference load for timing measurements, output slew rate for falling and rising edges is defined and measured between  $V_{OLdiff}(AC)$  and  $V_{OHdiff}(AC)$  for differential signals as shown in below.

##### Differential Output slew rate definition

Description	Measured		Defined by
	From	To	
Differential output slew rate for rising edge	$V_{OLdiff}(AC)$	$V_{OHdiff}(AC)$	$\frac{V_{OHdiff}(AC)-V_{OLdiff}(AC)}{\Delta TRdiff}$
Differential output slew rate for falling edge	$V_{OHdiff}(AC)$	$V_{OLdiff}(AC)$	$\frac{V_{OHdiff}(AC)-V_{OLdiff}(AC)}{\Delta TFdiff}$

Note : Output slew rate is verified by design and characterization, and may not be subject to production test.

[ Table 19 ] Differential Output slew rate

Parameter	Symbol	DDR3-800		DDR3-1066		DDR3-1333		Units
		Min	Max	Min	Max	Min	Max	
Differential output slew rate	SRQse	5	10	5	10	5	10	V/ns

Description : SR : Slew Rate

Q : Query Output (like in DQ, which stands for Data-in, Query-Output

diff : Single-ended Signals




Figure 8. Differential Output Slew Rate definition

## 15.0 IDD specification definition

Symbol	Description
IDD0	<b>Operating One Bank Active-Precharge Current</b> <b>CKE:</b> High; <b>External clock:</b> On; <b>tCK, nRC, nRAS, CL:</b> see Table 30 ; <b>BL:</b> 8 <sup>a)</sup> ; <b>AL:</b> 0; <b>CS:</b> High between ACT and PRE; <b>Command, Address, Bank Address Inputs:</b> partially toggling according to Table 32 ; <b>Data IO:</b> MID-LEVEL; <b>DM:</b> stable at 0; <b>Bank Activity:</b> Cycling with one bank active at a time: 0,0,1,1,2,2,... (see Table32); <b>Output Buffer and RTT:</b> Enabled in Mode Registers <sup>b)</sup> ; <b>ODT Signal:</b> stable at 0; <b>Pattern Details:</b> see Table 32
IDD1	<b>Operating One Bank Active-Read-Precharge Current</b> <b>CKE:</b> High; <b>External clock:</b> On; <b>tCK, nRC, nRAS, nRCD, CL:</b> see Table 30 ; <b>BL:</b> 8 <sup>a)</sup> ; <b>AL:</b> 0; <b>CS:</b> High between ACT, RD and PRE; <b>Command, Address, Bank Address Inputs, Data IO:</b> partially toggling according to Table 33 ; <b>DM:</b> stable at 0; <b>Bank Activity:</b> Cycling with one bank active at a time: 0,0,1,1,2,2,... (see Table33); <b>Output Buffer and RTT:</b> Enabled in Mode Registers <sup>b)</sup> ; <b>ODT Signal:</b> stable at 0; <b>Pattern Details:</b> see Table 33
IDD2N	<b>Precharge Standby Current</b> <b>CKE:</b> High; <b>External clock:</b> On; <b>tCK, CL:</b> see Table 30 ; <b>BL:</b> 8 <sup>a)</sup> ; <b>AL:</b> 0; <b>CS:</b> stable at 1; <b>Command, Address, Bank Address Inputs:</b> partially toggling according to Table 34 ; <b>Data IO:</b> MID-LEVEL; <b>DM:</b> stable at 0; <b>Bank Activity:</b> all banks closed; <b>Output Buffer and RTT:</b> Enabled in Mode Registers <sup>b)</sup> ; <b>ODT Signal:</b> stable at 0; <b>Pattern Details:</b> see Table 34
DD2NT	<b>Precharge Standby ODT Current</b> <b>CKE:</b> High; <b>External clock:</b> On; <b>tCK, CL:</b> see Table 30 ; <b>BL:</b> 8 <sup>a)</sup> ; <b>AL:</b> 0; <b>CS:</b> stable at 1; <b>Command, Address, Bank Address Inputs:</b> partially toggling according to Table 35 ; <b>Data IO:</b> MID-LEVEL; <b>DM:</b> stable at 0; <b>Bank Activity:</b> all banks closed; <b>Output Buffer and RTT:</b> Enabled in Mode Registers <sup>b)</sup> ; <b>ODT Signal:</b> toggling according to Table 35 ; <b>Pattern Details:</b> see Table 35
DDQ2NT (optional)	<b>Precharge Standby ODT IDDQ Current</b> Same definition like for IDD2NT, however measuring IDDQ current instead of IDD current
IDD2P0	<b>Precharge Power-Down Current Slow Exit</b> <b>CKE:</b> Low; <b>External clock:</b> On; <b>tCK, CL:</b> see Table 30 ; <b>BL:</b> 8 <sup>a)</sup> ; <b>AL:</b> 0; <b>CS:</b> stable at 1; <b>Command, Address, Bank Address Inputs:</b> stable at 0; <b>Data IO:</b> MID-LEVEL; <b>DM:</b> stable at 0; <b>Bank Activity:</b> all banks closed; <b>Output Buffer and RTT:</b> Enabled in Mode Registers <sup>b)</sup> ; <b>ODT Signal:</b> stable at 0; <b>Pcharge Power Down Mode:</b> Slow Exit <sup>c)</sup>
IDD2P1	<b>Precharge Power-Down Current Fast Exit</b> <b>CKE:</b> Low; <b>External clock:</b> On; <b>tCK, CL:</b> see Table 30 ; <b>BL:</b> 8 <sup>a)</sup> ; <b>AL:</b> 0; <b>CS:</b> stable at 1; <b>Command, Address, Bank Address Inputs:</b> stable at 0; <b>Data IO:</b> MID-LEVEL; <b>DM:</b> stable at 0; <b>Bank Activity:</b> all banks closed; <b>Output Buffer and RTT:</b> Enabled in Mode Registers <sup>b)</sup> ; <b>ODT Signal:</b> stable at 0; <b>Pcharge Power Down Mode:</b> Fast Exit <sup>c)</sup>
IDD2Q	<b>Precharge Quiet Standby Current</b> <b>CKE:</b> High; <b>External clock:</b> On; <b>tCK, CL:</b> see Table 30 ; <b>BL:</b> 8 <sup>a)</sup> ; <b>AL:</b> 0; <b>CS:</b> stable at 1; <b>Command, Address, Bank Address Inputs:</b> stable at 0; <b>Data IO:</b> MID-LEVEL; <b>DM:</b> stable at 0; <b>Bank Activity:</b> all banks closed; <b>Output Buffer and RTT:</b> Enabled in Mode Registers <sup>b)</sup> ; <b>ODT Signal:</b> stable at 0
IDD3N	<b>Active Standby Current</b> <b>CKE:</b> High; <b>External clock:</b> On; <b>tCK, CL:</b> see Table 30 ; <b>BL:</b> 8 <sup>a)</sup> ; <b>AL:</b> 0; <b>CS:</b> stable at 1; <b>Command, Address, Bank Address Inputs:</b> partially toggling according to Table 34 ; <b>Data IO:</b> MID-LEVEL; <b>DM:</b> stable at 0; <b>Bank Activity:</b> all banks open; <b>Output Buffer and RTT:</b> Enabled in Mode Registers <sup>b)</sup> ; <b>ODT Signal:</b> stable at 0; <b>Pattern Details:</b> see Table 34
IDD3P	<b>Active Power-Down Current</b> <b>CKE:</b> Low; <b>External clock:</b> On; <b>tCK, CL:</b> see Table 30 ; <b>BL:</b> 8 <sup>a)</sup> ; <b>AL:</b> 0; <b>CS:</b> stable at 1; <b>Command, Address, Bank Address Inputs:</b> stable at 0; <b>Data IO:</b> MID-LEVEL; <b>DM:</b> stable at 0; <b>Bank Activity:</b> all banks open; <b>Output Buffer and RTT:</b> Enabled in Mode Registers <sup>b)</sup> ; <b>ODT Signal:</b> stable at 0
IDD4R	<b>Operating Burst Read Current</b> <b>CKE:</b> High; <b>External clock:</b> On; <b>tCK, CL:</b> see Table 30 ; <b>BL:</b> 8 <sup>a)</sup> ; <b>AL:</b> 0; <b>CS:</b> High between RD; <b>Command, Address, Bank Address Inputs:</b> partially toggling according to Table 36 ; <b>Data IO:</b> seamless read data burst with different data between one burst and the next one according to Table 36 ; <b>DM:</b> stable at 0; <b>Bank Activity:</b> all banks open, RD commands cycling through banks: 0,0,1,1,2,2,... (see Table 7 on page 10); <b>Output Buffer and RTT:</b> Enabled in Mode Registers <sup>b)</sup> ; <b>ODT Signal:</b> stable at 0; <b>Pattern Details:</b> see Table 36
IDDQ4R (optional)	<b>Operating Burst Read IDDQ Current</b> Same definition like for IDD4R, however measuring IDDQ current instead of IDD current
IDD4W	<b>Operating Burst Write Current</b> <b>CKE:</b> High; <b>External clock:</b> On; <b>tCK, CL:</b> see Table 30 ; <b>BL:</b> 8 <sup>a)</sup> ; <b>AL:</b> 0; <b>CS:</b> High between WR; <b>Command, Address, Bank Address Inputs:</b> partially toggling according to Table 37 ; <b>Data IO:</b> seamless write data burst with different data between one burst and the next one according to Table 37; <b>DM:</b> stable at 0; <b>Bank Activity:</b> all banks open, WR commands cycling through banks: 0,0,1,1,2,2,... (see Table 37); <b>Output Buffer and RTT:</b> Enabled in Mode Registers <sup>b)</sup> ; <b>ODT Signal:</b> stable at HIGH; <b>Pattern Details:</b> see Table 37
IDD5B	<b>Burst Refresh Current</b> <b>CKE:</b> High; <b>External clock:</b> On; <b>tCK, CL, nRFC:</b> see Table 30 ; <b>BL:</b> 8 <sup>a)</sup> ; <b>AL:</b> 0; <b>CS:</b> High between REF; <b>Command, Address, Bank Address Inputs:</b> partially toggling according to Table 38 ; <b>Data IO:</b> MID-LEVEL; <b>DM:</b> stable at 0; <b>Bank Activity:</b> REF command every nRFC (see Table 38); <b>Output Buffer and RTT:</b> Enabled in Mode Registers <sup>b)</sup> ; <b>ODT Signal:</b> stable at 0; <b>Pattern Details:</b> see Table 38
IDD6	<b>Self Refresh Current: Normal Temperature Range</b> <b>TCASE:</b> 0 - 85°C; <b>Auto Self-Refresh (ASR):</b> Disabled <sup>d)</sup> ; <b>Self-Refresh Temperature Range (SRT):</b> Normal <sup>e)</sup> ; <b>CKE:</b> Low; <b>External clock:</b> Off; <b>CK and CK̄:</b> LOW; <b>CL:</b> see Table 30 ; <b>BL:</b> 8 <sup>a)</sup> ; <b>AL:</b> 0; <b>CS:</b> Command, Address, Bank Address, <b>Data IO:</b> MID-LEVEL; <b>DM:</b> stable at 0; <b>Bank Activity:</b> Self-Refresh operation; <b>Output Buffer and RTT:</b> Enabled in Mode Registers <sup>b)</sup> ; <b>ODT Signal:</b> MID-LEVEL

Symbol	Description
IDD6ET	<b>Self-Refresh Current: Extended Temperature Range (optional)<sup>f</sup></b> <b>TCASE: 0 - 95°C; Auto Self-Refresh (ASR): Disabled<sup>d)</sup>; Self-Refresh Temperature Range (SRT): Extended<sup>e)</sup>; CKE: Low; External clock: Off; CK and CK:</b> LOW; CL: see Table 30 ; BL: 8 <sup>a)</sup> ; AL: 0; CS, Command, Address, Bank Address, Data IO: MID-LEVEL; DM:stable at 0; <b>Bank Activity:</b> Extended Temperature Self-Refresh operation; <b>Output Buffer and RTT:</b> Enabled in Mode Registers <sup>b)</sup> ; <b>ODT Signal:</b> MID-LEVEL
IDD6TC	<b>Auto Self-Refresh Current (optional)<sup>f</sup></b> <b>TCASE: 0 - 95°C; Auto Self-Refresh (ASR): Enabled<sup>d)</sup>; Self-Refresh Temperature Range (SRT): Normal<sup>e)</sup>; CKE: Low; External clock: Off; CK and CK:</b> LOW; CL: see Table 30 ; BL: 8 <sup>a)</sup> ; AL: 0; CS, Command, Address, Bank Address, Data IO: MID-LEVEL; DM:stable at 0; <b>Bank Activity:</b> Auto Self-Refresh operation; <b>Output Buffer and RTT:</b> Enabled in Mode Registers <sup>b)</sup> ; <b>ODT Signal:</b> MID-LEVEL
IDD7	<b>Operating Bank Interleave Read Current</b> <b>CKE: High; External clock: On; tCK, nRC, nRAS, nRCD, nRRD, nFAW, CL: see Table 30 ; BL: 8<sup>a, g)</sup>; AL: CL-1; CS: High between ACT and RDA; Command,</b> <b>Address, Bank Address Inputs:</b> partially toggling according to Table 39 ; <b>Data IO:</b> read data bursts with different data between one burst and the next one according to Table 39 ; <b>DM:stable at 0; Bank Activity:</b> two times interleaved cycling through banks (0, 1, ...7) with different addressing, see Table 39 ; <b>Output</b> <b>Buffer and RTT:</b> Enabled in Mode Registers <sup>b)</sup> ; <b>ODT Signal:</b> stable at 0; <b>Pattern Details:</b> see Table 39

a) Burst Length: BL8 fixed by MRS: set MR0 A[1,0]=00B

b) Output Buffer Enable: set MR1 A[12] = 0B; set MR1 A[5,1] = 01B; RTT\_Nom enable: set MR1 A[9,6,2] = 011B; RTT\_Wr enable: set MR2 A[10,9] = 10B

c) Precharge Power Down Mode: set MR0 A12=0B for Slow Exit or MR0 A12=1B for Fast Exit

d) Auto Self-Refresh (ASR): set MR2 A6 = 0B to disable or 1B to enable feature

e) Self-Refresh Temperature Range (SRT): set MR2 A7=0B for normal or 1B for extended temperature range

f) Refer to DRAM supplier data sheet and/or DIMM SPD to determine if optional features or requirements are supported by DDR3 SDRAM device



## 15.1 IDD SPEC Table

**M393B5273BH1 : 4GB (512Mx72) Module**

Symbol	CF7 (DDR3-800@CL=6)	CF8 (DDR3-1066@CL=7)	CH9 (DDR3-1333@CL=9)	Unit	Notes
IDD0	1620	1750	1875	mA	
IDD1	1755	1885	2010	mA	
IDD2P0(slow exit)	936	976	1056	mA	
IDD2P1(fast exit)	1170	1300	1470	mA	
IDD2N	1350	1480	1560	mA	
IDD2Q	1296	1390	1560	mA	
IDD3P(fast exit)	1260	1390	1470	mA	
IDD3N	1620	1750	1920	mA	
IDD4R	1980	2245	2505	mA	
IDD4W	2025	2290	2550	mA	
IDD5B	2700	2785	2865	mA	
IDD6	936	976	1056	mA	
IDD7	2925	3190	3720	mA	

**M393B5270BH1 : 4GB (512Mx72) Module**

Symbol	CF7 (DDR3-800@CL=6)	CF8 (DDR3-1066@CL=7)	CH9 (DDR3-1333@CL=9)	Unit	Notes
IDD0	1890	2020	2190	mA	
IDD1	2160	2290	2460	mA	
IDD2P0(slow exit)	936	976	1056	mA	
IDD2P1(fast exit)	1170	1300	1470	mA	
IDD2N	1350	1480	1560	mA	
IDD2Q	1296	1390	1560	mA	
IDD3P(fast exit)	1260	1390	1470	mA	
IDD3N	1620	1390	1470	mA	
IDD4R	2520	2920	3270	mA	
IDD4W	2610	3010	3360	mA	
IDD5B	4050	4090	4170	mA	
IDD6	936	976	1056	mA	
IDD7	4320	4540	5520	mA	

**M393B1K70BH1 : 8GB (1Gx72) Module**

Symbol	CF7 (DDR3-800@CL=6)	CF8 (DDR3-1066@CL=7)	CH9 (DDR3-1333@CL=9)	Unit	Notes
IDD0	2520	2740	2910	mA	
IDD1	2790	3010	3180	mA	
IDD2P0(slow exit)	1152	1192	1272	mA	
IDD2P1(fast exit)	1620	1840	2100	mA	
IDD2N	1980	2200	2280	mA	
IDD2Q	1872	2020	2280	mA	
IDD3P(fast exit)	1800	2020	2100	mA	
IDD3N	2520	2740	3000	mA	
IDD4R	3150	3640	3990	mA	
IDD4W	3240	3730	4080	mA	
IDD5B	4680	4810	4890	mA	
IDD6	1152	1192	1272	mA	
IDD7	4950	5260	6240	mA	

**M393B1K73BH1 : 8GB (1Gx72) Module**

Symbol	CF7 (DDR3-800@CL=6)	CF8 (DDR3-1066@CL=7)	Unit	Notes
IDD0	2250	2470	mA	
IDD1	2385	2605	mA	
IDD2P0(slow exit)	1152	1192	mA	
IDD2P1(fast exit)	1620	1840	mA	
IDD2N	1980	2200	mA	
IDD2Q	1872	2020	mA	
IDD3P(fast exit)	1800	2020	mA	
IDD3N	2520	2740	mA	
IDD4R	2610	2965	mA	
IDD4W	2655	3010	mA	
IDD5B	3330	3505	mA	
IDD6	1152	1192	mA	
IDD7	3555	3910	mA	

**M393B2K70BM1 : 16GB (2Gx72) Module**

Symbol	cF7 (DDR3-800@CL=6)	cF8 (DDR3-1066@CL=7)	Unit	Notes
IDD0	4356	4788	mA	
IDD1	4626	5058	mA	
IDD2P0(slow exit)	2160	2232	mA	
IDD2P1(fast exit)	3096	3528	mA	
IDD2N	3816	4248	mA	
IDD2Q	3600	3888	mA	
IDD3P(fast exit)	3456	3888	mA	
IDD3N	4896	5328	mA	
IDD4R	4968	5688	mA	
IDD4W	5076	5778	mA	
IDD5B	6516	6858	mA	
IDD6	2160	2232	mA	
IDD7	6786	7308	mA	

## 16.0 Input/Output Capacitance

Parameter	Symbol	M393B5273BH1						Units	Notes		
		DDR3-800		DDR3-1066		DDR3-1333					
		Min	Max	Min	Max	Min	Max				
Input/output capacitance (DQ, DM, DQS, DQS, TDQS, <u>TDQS</u> )	CIO	-	TBD	-	TBD	-	TBD	pF			
Input capacitance (CK and <u>CK</u> )	CCK	-	TBD	-	TBD	-	TBD	pF			
Input capacitance (All other input-only pins)	CI	-	TBD	-	TBD	-	TBD	-			
Input/output capacitance of ZQ pin	CZQ	-	TBD	-	TBD	-	TBD	pF			

Parameter	Symbol	M393B5270BH1						Units	Notes		
		DDR3-800		DDR3-1066		DDR3-1333					
		Min	Max	Min	Max	Min	Max				
Input/output capacitance (DQ, DM, DQS, DQS, TDQS, <u>TDQS</u> )	CIO	-	TBD	-	TBD	-	TBD	pF			
Input capacitance (CK and <u>CK</u> )	CCK	-	TBD	-	TBD	-	TBD	pF			
Input capacitance (All other input-only pins)	CI	-	TBD	-	TBD	-	TBD	pF			
Input/output capacitance of ZQ pin	CZQ	-	TBD	-	TBD	-	TBD	pF			

Parameter	Symbol	M383B1K70BH1						Units	Notes		
		DDR3-800		DDR3-1066		DDR3-1333					
		Min	Max	Min	Max	Min	Max				
Input/output capacitance (DQ, DM, DQS, <u>DQS</u> , TDQS, <u>TDQS</u> )	CIO	-	TBD	-	TBD	-	TBD	pF			
Input capacitance (CK and <u>CK</u> )	CCK	-	TBD	-	TBD	-	TBD	pF			
Input capacitance (All other input-only pins)	CI	-	TBD	-	TBD	-	TBD	pF			
Input/output capacitance of ZQ pin	CZQ	-	TBD	-	TBD	-	TBD	pF			

Parameter	Symbol	M383B1K73BH1				M383B2K70BM1				Units	Notes		
		DDR3-800		DDR3-1066		DDR3-800		DDR3-1066					
		Min	Max	Min	Max	Min	Max	Min	Max				
Input/output capacitance (DQ, DM, DQS, <u>DQS</u> , TDQS, <u>TDQS</u> )	CIO	-	TBD	-	TBD	-	TBD	-	TBD	pF			
Input capacitance (CK and <u>CK</u> )	CCK	-	TBD	-	TBD	-	TBD	-	TBD	pF			
Input capacitance (All other input-only pins)	CI	-	TBD	-	TBD	-	TBD	-	TBD	pF			
Input/output capacitance of ZQ pin	CZQ	-	TBD	-	TBD	-	TBD	-	TBD	pF			



## 17.0 Electrical Characteristics and AC timing

( $0^{\circ}\text{C} < T_{\text{CASE}} \leq 95^{\circ}\text{C}$ ,  $V_{\text{DDQ}} = 1.5\text{V} \pm 0.075\text{V}$ ;  $V_{\text{DD}} = 1.5\text{V} \pm 0.075\text{V}$ )

### 17.1 Refresh Parameters by Device Density

Parameter	Symbol		1Gb	2Gb	4Gb	8Gb	Units	Note
All Bank Refresh to active/refresh cmd time	tRFC		110	160	300	350	ns	
Average periodic refresh interval	tREFI	$0^{\circ}\text{C} \leq T_{\text{CASE}} \leq 85^{\circ}\text{C}$	7.8	7.8	7.8	7.8	$\mu\text{s}$	
		$85^{\circ}\text{C} < T_{\text{CASE}} \leq 95^{\circ}\text{C}$	3.9	3.9	3.9	3.9	$\mu\text{s}$	1

Note :

1. Users should refer to the DRAM supplier data sheet and/or the DIMM SPD to determine if DDR3 SDRAM devices support the following options or requirements referred to in this material.

### 17.2 Speed Bins and CL, tRCD, tRP, tRC and tRAS for Corresponding Bin

Speed	DDR3-800	DDR3-1066	DDR3-1333	Units	Note
Bin (CL - tRCD - tRP)	6-6-6	7-7-7	9-9-9		
Parameter	min	min	min		
CL	6	7	9	tCK	
tRCD	15	13.13	13.5	ns	
tRP	15	13.13	13.5	ns	
tRAS	37.5	37.5	36	ns	
tRC	52.5	50.63	49.5	ns	
tRRD	10	7.5	6.0	ns	
tFAW	40	37.5	30	ns	



### 17.3 Speed Bins and CL, tRCD, tRP, tRC and tRAS for corresponding Bin

DDR3 SDRAM Speed Bins include tCK, tRCD, tRP, tRC and tRAS for each corresponding bin.

#### DDR3-800 Speed Bins

Speed		DDR3-800		Units	Note
CL-nRCD-nRP		6 - 6 - 6			
Parameter	Symbol	min	max		
Internal read command to first data	tAA	15	20	ns	
ACT to internal read or write delay time	tRCD	15	-	ns	
PRE command period	tRP	15	-	ns	
ACT to ACT or REF command period	tRC	52.5	-	ns	
ACT to PRE command period	tRAS	37.5	9*tREFI	ns	8
CL = 6 / CWL = 5	tCK(AVG)	2.5	3.3	ns	1,2,3
Supported CL Settings		6		nCK	
Supported CWL Settings		5		nCK	

#### DDR3-1066 Speed Bins

Speed		DDR3-1066		Units	Note
CL-nRCD-nRP		7 - 7 - 7			
Parameter	Symbol	min	max		
Internal read command to first data	tAA	13.125	20	ns	
ACT to internal read or write delay time	tRCD	13.125	-	ns	
PRE command period	tRP	13.125	-	ns	
ACT to ACT or REF command period	tRC	50.625	-	ns	
ACT to PRE command period	tRAS	37.5	9*tREFI	ns	8
CL = 6	CWL = 5	tCK(AVG)	2.5	3.3	ns 1,2,3,6
	CWL = 6	tCK(AVG)	Reserved		ns 1,2,3,4
CL = 7	CWL = 5	tCK(AVG)	Reserved		ns 4
	CWL = 6	tCK(AVG)	1.875	<2.5	ns 1,2,3,4
CL = 8	CWL = 5	tCK(AVG)	Reserved		ns 4
	CWL = 6	tCK(AVG)	1.875	<2.5	ns 1,2,3
Supported CL Settings		6,7,8		nCK	
Supported CWL Settings		5,6		nCK	



## DDR3-1333 Speed Bins

Speed		DDR3-1333		Units	Note
CL-nRCD-nRP		9 - 9 - 9			
Parameter	Symbol	min	max		
Internal read command to first data	tAA	13.5 (13.125) <sup>5,9</sup>	20	ns	
ACT to internal read or write delay time	tRCD	13.5 (13.125) <sup>5,9</sup>	-	ns	
PRE command period	tRP	13.5 (13.125) <sup>5,9</sup>	-	ns	
ACT to ACT or REF command period	tRC	49.5 (49.125) <sup>5,9</sup>	-	ns	
ACT to PRE command period	tRAS	36	9*tREFI	ns	8
CL = 6	CWL = 5	tCK(AVG)	2.5	3.3	ns 1,2,3,7
	CWL = 6	tCK(AVG)	Reserved		ns 1,2,3,4,7
	CWL = 7	tCK(AVG)	Reserved		ns 4
CL = 7	CWL = 5	tCK(AVG)	Reserved		ns 4
	CWL = 6	tCK(AVG)	1.875	<2.5	ns 1,2,3,4,7
	CWL = 7	tCK(AVG)	Reserved		
CL = 8	CWL = 5	tCK(AVG)	Reserved		ns 4
	CWL = 6	tCK(AVG)	1.875	<2.5	ns 1,2,3,7
	CWL = 7	tCK(AVG)	Reserved		ns 1,2,3,4,
CL = 9	CWL = 5,6	tCK(AVG)	Reserved		ns 4
	CWL = 7	tCK(AVG)	1.5	<1.875	ns 1,2,3,4
CL = 10	CWL = 5,6	tCK(AVG)	Reserved		ns 4
	CWL = 7	tCK(AVG)	1.5	<1.875	ns 1,2,3
			(Optional)		ns 5
Supported CL Settings		6,7,8,9		nCK	
Supported CWL Settings		5,6,7		nCK	

## 17.3.1 Speed Bin Table Notes

Absolute Specification ( $T_{OPER}$ :  $V_{DDQ} = V_{DD} = 1.5V \pm 0.075 V$ );

Note :

1. The CL setting and CWL setting result in tCK(AVG).MIN and tCK(AVG).MAX requirements. When making a selection of tCK(AVG), both need to be fulfilled: Requirements from CL setting as well as requirements from CWL setting.
2. tCK(AVG).MIN limits: Since CAS Latency is not purely analog - data and strobe output are synchronized by the DLL - all possible intermediate frequencies may not be guaranteed. An application should use the next smaller JEDEC standard tCK(AVG) value (2.5, 1.875, 1.5, or 1.25 ns) when calculating CL [nCK] = tAA [ns] / tCK(AVG) [ns], rounding up to the next "SupportedCL".
3. tCK(AVG).MAX limits: Calculate  $tCK(AVG) = tAA.MAX / CL SELECTED$  and round the resulting tCK(AVG) down to the next valid speed bin (i.e. 3.3ns or 2.5ns or 1.875 ns or 1.25 ns). This result is tCK(AVG).MAX corresponding to CL SELECTED.
4. "Reserved" settings are not allowed. User must program a different value.
5. "Optional" settings allow certain devices in the industry to support this setting, however, it is not a mandatory feature. Refer to supplier's data sheet and/or the DIMM SPD information if and how this setting is supported.
6. Any DDR3-1066 speed bin also supports functional operation at lower frequencies as shown in the table which are not subject to Production Tests but verified by Design/Characterization.
7. Any DDR3-1333 speed bin also supports functional operation at lower frequencies as shown in the table which are not subject to Production Tests but verified by Design/Characterization.
8. Any DDR3-1600 speed bin also supports functional operation at lower frequencies as shown in the table which are not subject to Production Tests but verified by Design/Characterization.
9. For devices supporting optional downshift to CL=7 and CL=9, tAA/tRCD/tRP min must be 13.125 ns or lower. SPD settings must be programmed to match. For example, DDR3-1333(CL9) devices supporting downshift to DDR3-1066(CL7) should program 13.125 ns in SPD bytes for tAAmin (Byte 16), tRCDmin (Byte 18), and tRPmin (Byte 20). DDR3-1600(CL11) devices supporting downshift to DDR3-1333(CL9) or DDR3-1066(CL7) should program 13.125 ns in SPD bytes for tAAmin (Byte16), tRCDmin (Byte 18), and tRPmin (Byte 20). Once tRP (Byte 20) is programmed to 13.125ns, tRCmin (Byte 21,23) also should be programmed accordingly. For example, 49.125ns (tRASmin + tRPmin=36ns+13.125ns) for DDR3-1333(CL9) and 48.125ns (tRASmin+tRPmin=35ns+13.125ns) for DDR3-1600(CL11).



## 18.0 Timing Parameters for DDR3-800, DDR3-1066 and DDR3-1333

## Timing Parameters by Speed Bin

Speed		DDR3-800		DDR3-1066		DDR3-1333		Units	Note
Parameter	Symbol	MIN	MAX	MIN	MAX	MIN	MAX		
<b>Clock Timing</b>									
Minimum Clock Cycle Time (DLL off mode)	tCK(DLL_OF_F)	8	-	8	-	8	-	ns	6
Average Clock Period	tCK(avg)	See Speed Bins Table						ps	
Clock Period	tCK(abs)	tCK(avg)min + tJIT(per)min	tCK(avg)max + tJIT(per)max	tCK(avg)min + tJIT(per)min	tCK(avg)max + tJIT(per)max	tCK(avg)min + tJIT(per)min	tCK(avg)max + tJIT(per)max	ps	
Average high pulse width	tCH(avg)	0.47	0.53	0.47	0.53	0.47	0.53	tCK(avg)	
Average low pulse width	tCL(avg)	0.47	0.53	0.47	0.53	0.47	0.53	tCK(avg)	
Clock Period Jitter	tJIT(per)	-100	100	-90	90	-80	80	ps	
Clock Period Jitter during DLL locking period	tJIT(per, lck)	-90	90	-80	80	-70	70	ps	
Cycle to Cycle Period Jitter	tJIT(cc)	200		180		160		ps	
Cycle to Cycle Period Jitter during DLL locking period	tJIT(cc, lck)	180		160		140		ps	
Cumulative error across 2 cycles	tERR(2per)	-147	147	-132	132	-118	118	ps	
Cumulative error across 3 cycles	tERR(3per)	-175	175	-157	157	-140	140	ps	
Cumulative error across 4 cycles	tERR(4per)	-194	194	-175	175	-155	155	ps	
Cumulative error across 5 cycles	tERR(5per)	-209	209	-188	188	-168	168	ps	
Cumulative error across 6 cycles	tERR(6per)	-222	222	-200	200	-177	177	ps	
Cumulative error across 7 cycles	tERR(7per)	-232	232	-209	209	-186	186	ps	
Cumulative error across 8 cycles	tERR(8per)	-241	241	-217	217	-193	193	ps	
Cumulative error across 9 cycles	tERR(9per)	-249	249	-224	224	-200	200	ps	
Cumulative error across 10 cycles	tERR(10per)	-257	257	-231	231	-205	205	ps	
Cumulative error across 11 cycles	tERR(11per)	-263	263	-237	237	-210	210	ps	
Cumulative error across 12 cycles	tERR(12per)	-269	269	-242	242	-215	215	ps	
Cumulative error across n = 13, 14 ... 49, 50 cycles	tERR(nper)	tERR(nper)min = (1 + 0.68ln(n))*tJIT(per)min tERR(nper)max = (1 + 0.68ln(n))*tJIT(per)max						ps	24
Absolute clock HIGH pulse width	tCH(abs)	0.43	-	0.43	-	0.43	-	tCK(avg)	25
Absolute clock Low pulse width	tCL(abs)	0.43	-	0.43	-	0.43	-	tCK(avg)	26
<b>Data Timing</b>									
DQS, $\overline{DQS}$ to DQ skew, per group, per access	tDQSQ	-	200	-	150	-	125	ps	13
DQ output hold time from DQS, $\overline{DQS}$	tQH	0.38	-	0.38	-	0.38	-	tCK(avg)	13, g
DQ low-impedance time from CK, $\overline{CK}$	tLZ(DQ)	-800	400	-600	300	-500	250	ps	13,14, f
DQ high-impedance time from CK, $\overline{CK}$	tHZ(DQ)	-	400	-	300	-	250	ps	13,14, f
Data setup time to DQS, $\overline{DQS}$ referenced to $V_{IH}(AC)/V_{IL}(AC)$ levels	tDS(base)	75	-	25	-	30	-	ps	d, 17
Data hold time to DQS, $\overline{DQS}$ referenced to $V_{IH}(AC)/V_{IL}(AC)$ levels	tDH(base)	150	-	100	-	65	-	ps	d, 17
DQ and DM Input pulse width for each input	tDIPW	600	-	490	-	400	-	ps	28
<b>Data Strobe Timing</b>									
DQS, $\overline{DQS}$ READ Preamble	tRPRE	0.9	Note 19	0.9	Note 19	0.9	Note 19	tCK	13, 19, g
DQS, $\overline{DQS}$ differential READ Postamble	tRPST	0.3	Note 11	0.3	Note 11	0.3	Note 11	tCK	11, 13, b
DQS, $\overline{DQS}$ output high time	tQSH	0.38	-	0.38	-	0.4	-	tCK(avg)	13, g
DQS, $\overline{DQS}$ output low time	tQL	0.38	-	0.38	-	0.4	-	tCK(avg)	13, g
DQS, $\overline{DQS}$ WRITE Preamble	tWPRE	0.9	-	0.9	-	0.9	-	tCK	
DQS, $\overline{DQS}$ WRITE Postamble	tWPST	0.3	-	0.3	-	0.3	-	tCK	
DQS, $\overline{DQS}$ rising edge output access time from rising CK, $\overline{CK}$	tDQSCK	-400	400	-300	300	-255	255	ps	13,f
DQS, $\overline{DQS}$ low-impedance time (Referenced from RL-1)	tLZ(DQS)	-800	400	-600	300	-500	250	ps	13,14,f
DQS, $\overline{DQS}$ high-impedance time (Referenced from RL+BL/2)	tHZ(DQS)	-	400	-	300	-	250	ps	12,13,14
DQS, $\overline{DQS}$ differential input low pulse width	tDQSL	0.45	0.55	0.45	0.55	0.45	0.55	tCK	29, 31
DQS, $\overline{DQS}$ differential input high pulse width	tDQSH	0.45	0.55	0.45	0.55	0.45	0.55	tCK	30, 31
DQS, $\overline{DQS}$ rising edge to CK, $\overline{CK}$ rising edge	tDQSS	-0.25	0.25	-0.25	0.25	-0.25	0.25	tCK(avg)	c
DQS, $\overline{DQS}$ falling edge setup time to CK, $\overline{CK}$ rising edge	tDSS	0.2	-	0.2	-	0.2	-	tCK(avg)	c, 32
DQS, $\overline{DQS}$ falling edge hold time to CK, $\overline{CK}$ rising edge	tDSH	0.2	-	0.2	-	0.2	-	tCK(avg)	c, 32

## Timing Parameters by Speed Bin (Cont.)

Speed		DDR3-800		DDR3-1066		DDR3-1333		Units	Note
Parameter	Symbol	MIN	MAX	MIN	MAX	MIN	MAX		
<b>Command and Address Timing</b>									
DLL locking time	tDLLK	512	-	512	-	512	-	nCK	
internal READ Command to PRECHARGE Command delay	tRTP	max(4nCK,7.5ns)	-	max(4nCK,7.5ns)	-	max(4nCK,7.5ns)	-		e
Delay from start of internal write transaction to internal read command	tWTR	max(4nCK,7.5ns)	-	max(4nCK,7.5ns)	-	max(4nCK,7.5ns)	-		e,18
WRITE recovery time	tWR	15	-	15	-	15	-	ns	e
Mode Register Set command cycle time	tMRD	4	-	4	-	4	-	nCK	
Mode Register Set command update delay	tMOD	max(12nCK,15ns)	-	max(12nCK,15ns)	-	max(12nCK,15ns)	-		
CAS# to CAS# command delay	tCCD	4	-	4	-	4	-	nCK	
Auto precharge write recovery + precharge time	tDAL(min)	WR + roundup (tRP / tCK(AVG))						nCK	
Multi-Purpose Register Recovery Time	tMPRR	1	-	1	-	1	-	nCK	22
ACTIVE to PRECHARGE command period	tRAS	See 13.3 " Speed Bins and CL, tRCD, tRP, tRC and tRAS for corresponding Bin" on page 37						ns	e
ACTIVE to ACTIVE command period for 1KB page size	tRRD	max(4nCK,10ns)	-	max(4nCK,7.5ns)	-	max(4nCK,6ns)	-		e
ACTIVE to ACTIVE command period for 2KB page size	tRRD	max(4nCK,10ns)	-	max(4nCK,10ns)	-	max(4nCK,7.5ns)	-		e
Four activate window for 1KB page size	tFAW	40	-	37.5	-	30	-	ns	e
Four activate window for 2KB page size	tFAW	50	-	50	-	45	-	ns	e
Command and Address setup time to CK, $\overline{CK}$ referenced to $V_{IH}(AC) / V_{IL}(AC)$ levels	tIS(base)	200	-	125	-	65	-	ps	b,16
Command and Address hold time from CK, $\overline{CK}$ referenced to $V_{IH}(AC) / V_{IL}(AC)$ levels	tIH(base)	275	-	200	-	140	-	ps	b,16
Command and Address setup time to CK, $\overline{CK}$ referenced to $V_{IH}(AC) / V_{IL}(AC)$ levels	tIS(base) AC150	200 + 150	-	125 + 150	-	65+125	-	ps	b,16,27
Control & Address Input pulse width for each input	tIPW	900	-	780	-	620	-	ps	28
<b>Calibration Timing</b>									
Power-up and RESET calibration time	tZQinitl	512	-	512	-	512	-	nCK	
Normal operation Full calibration time	tZQoper	256	-	256	-	256	-	nCK	
Normal operation short calibration time	tZQCS	64	-	64	-	64	-	nCK	23
<b>Reset Timing</b>									
Exit Reset from CKE HIGH to a valid command	tXPR	max(5nCK,tRFC + 10ns)	-	max(5nCK,tRFC + 10ns)	-	max(5nCK,tRFC + 10ns)	-		
<b>Self Refresh Timing</b>									
Exit Self Refresh to commands not requiring a locked DLL	tXS	max(5nCK,tRFC + 10ns)	-	max(5nCK,tRFC + 10ns)	-	max(5nCK,tRFC + 10ns)	-		
Exit Self Refresh to commands requiring a locked DLL	tXSDLL	tDLLK(min)	-	tDLLK(min)	-	tDLLK(min)	-	nCK	
Minimum CKE low width for Self refresh entry to exit timing	tCKESR	tCKE(min) + 1tCK	-	tCKE(min) + 1tCK	-	tCKE(min) + 1tCK	-		
Valid Clock Requirement after Self Refresh Entry (SRE) or Power-Down Entry (PDE)	tCKSRE	max(5nCK, 10ns)	-	max(5nCK, 10ns)	-	max(5nCK, 10ns)	-		
Valid Clock Requirement before Self Refresh Exit (SRX) or Power-Down Exit (PDX) or Reset Exit	tCKSRX	max(5nCK, 10ns)	-	max(5nCK, 10ns)	-	max(5nCK, 10ns)	-		

## Timing Parameters by Speed Bin (Cont.)

Speed		DDR3-800		DDR3-1066		DDR3-1333		Units	Note
Parameter	Symbol	MIN	MAX	MIN	MAX	MIN	MAX		
<b>Power Down Timing</b>									
Exit Power Down with DLL on to any valid command; Exit Precharge Power Down with DLL frozen to commands not requiring a locked DLL	tXP	max (3nCK, 7.5ns)	-	max (3nCK, 7.5ns)	-	max (3nCK,6ns)	-		
Exit Precharge Power Down with DLL frozen to commands requiring a locked DLL	tXP DLL	max (10nCK, 24ns)	-	max (10nCK, 24ns)	-	max (10nCK, 24ns)	-		2
CKE minimum pulse width	tCKE	max (3nCK, 7.5ns)	-	max (3nCK, 5.625ns)	-	max (3nCK, 5.625ns)	-		
Command pass disable delay	tCPDED	1	-	1	-	1	-	nCK	
Power Down Entry to Exit Timing	tPD	tCKE(min)	9*tREFI	tCKE(min)	9*tREFI	tCKE(min)	9*tREFI	tCK	15
Timing of ACT command to Power Down entry	tACTPDEN	1	-	1	-	1	-	nCK	20
Timing of PRE command to Power Down entry	tPRPDEN	1	-	1	-	1	-	nCK	20
Timing of RD/RDA command to Power Down entry	tRDPDEN	RL + 4 +1	-	RL + 4 +1	-	RL + 4 +1	-		
Timing of WR command to Power Down entry (BL8OTF, BL8MRS, BL4OTF)	tWRPDEN	WL + 4 +(tWR/tCK(avg))	-	WL + 4 +(tWR/tCK(avg))	-	WL + 4 +(tWR/tCK(avg))	-	nCK	9
Timing of WRA command to Power Down entry (BL8OTF, BL8MRS, BL4OTF)	tWRAPDEN	WL + 4 +WR +1	-	WL + 4 +WR +1	-	WL + 4 +WR +1	-	nCK	10
Timing of WR command to Power Down entry (BL4MRS)	tWRPDEN	WL + 2 +(tWR/tCK(avg))	-	WL + 2 +(tWR/tCK(avg))	-	WL + 2 +(tWR/tCK(avg))	-	nCK	9
Timing of WRA command to Power Down entry (BL4MRS)	tWRAPDEN	WL +2 +WR +1	-	WL +2 +WR +1	-	WL +2 +WR +1	-	nCK	10
Timing of REF command to Power Down entry	tREFPDEN	1	-	1	-	1	-		20,21
Timing of MRS command to Power Down entry	tMRSPDEN	tMOD(min)	-	tMOD(min)	-	tMOD(min)	-		
<b>ODT Timing</b>									
ODT high time without write command or with write command and BC4	ODTH4	4	-	4	-	4	-	nCK	
ODT high time with Write command and BL8	ODTH8	6	-	6	-	6	-	nCK	
Asynchronous RTT turn-on delay (Power-Down with DLL frozen)	tAONPD	2	8.5	2	8.5	2	8.5	ns	
Asynchronous RTT turn-off delay (Power-Down with DLL frozen)	tAOFPD	2	8.5	2	8.5	2	8.5	ns	
ODT turn-on	tAON	-400	400	-300	300	-250	250	ps	7,f
RTT_NOM and RTT_WR turn-off time from ODTLooff reference	tAOF	0.3	0.7	0.3	0.7	0.3	0.7	tCK(avg)	8,f
RTT dynamic change skew	tADC	0.3	0.7	0.3	0.7	0.3	0.7	tCK(avg)	f
<b>Write Leveling Timing</b>									
First DQS pulse rising edge after tDQSS margining mode is programmed	tWLMRD	40	-	40	-	40	-	tCK	3
DQS/DQS delay after tDQSS margining mode is programmed	tWLDOSEN	25	-	25	-	25	-	tCK	3
Setup time for tDQSS latch	tWLS	325	-	245	-	195	-	ps	
Write leveling hold time from rising DQS, $\overline{DQS}$ crossing to rising CK, $\overline{CK}$ crossing	tWLH	325	-	245	-	195	-	ps	
Write leveling output delay	tWLO	0	9	0	9	0	9	ns	
Write leveling output error	tWLOE	0	2	0	2	0	2	ns	



## 18.1 Jitter Notes

**Specific Note a** Unit 'tCK(avg)' represents the actual tCK(avg) of the input clock under operation. Unit 'nCK' represents one clock cycle of the input clock, counting the actual clock edges.  
ex) tMRD = 4 [nCK] means; if one Mode Register Set command is registered at Tm, another Mode Register Set command may be registered at Tm+4, even if (Tm+4 - Tm) is  $4 \times tCK(\text{avg}) + tERR(4\text{per}),\text{min}$ .

**Specific Note b** These parameters are measured from a command/address signal (CKE,  $\overline{\text{CS}}$ , RAS,  $\overline{\text{CAS}}$ ,  $\overline{\text{WE}}$ , ODT, BA0, A0, A1, etc.) transition edge to its respective clock signal ( $\overline{\text{CK}}$ ) crossing. The spec values are not affected by the amount of clock jitter applied (i.e. tJIT(per), tJIT(cc), etc.), as the setup and hold are relative to the clock signal crossing that latches the command/address. That is, these parameters should be met whether clock jitter is present or not.

**Specific Note c** These parameters are measured from a data strobe signal (DQS(L/U),  $\overline{\text{DQS}}(\text{L/U})$ ) crossing to its respective clock signal ( $\overline{\text{CK}}$ ) crossing. The spec values are not affected by the amount of clock jitter applied (i.e. tJIT(per), tJIT(cc), etc.), as these are relative to the clock signal crossing. That is, these parameters should be met whether clock jitter is present or not.

**Specific Note d** These parameters are measured from a data signal (DM(L/U), DQ(L/U)0, DQ(L/U)1, etc.) transition edge to its respective data strobe signal (DQS(L/U), DQS(L/U)#) crossing. Specific Note e For these parameters, the DDR3 SDRAM device supports tnPARAM [nCK] = RU{ tPARAM [ns] / tCK(avg) [ns] }, which is in clock cycles, assuming all input clock jitter specifications are satisfied. For example, the device will support tnRP = RU{tRP / tCK(avg)}, which is in clock cycles, if all input clock jitter specifications are met. This means: For DDR3-800 6-6-6, of which tRP = 15ns, the device will support tnRP = RU{tRP / tCK(avg)} = 6, as long as the input clock jitter specifications are met, i.e. Precharge command at Tm and Active command at Tm+6 is valid even if (Tm+6 - Tm) is less than 15ns due to input clock jitter.

**Specific Note f** When the device is operated with input clock jitter, this parameter needs to be derated by the actual tERR(mper),act of the input clock, where  $2 \leq m \leq 12$ . (output deratings are relative to the SDRAM input clock.)

For example, if the measured jitter into a DDR3-800 SDRAM has tERR(mper),act,min = - 172 ps and tERR(mper),act,max = + 193 ps, then tDQSK,min(derated) = tDQSK,min - tERR(mper),act,max = - 400 ps - 193 ps = - 593 ps and tDQSK,max(derated) = tDQSK,max - tERR(mper),act,min = 400 ps + 172 ps = + 572 ps. Similarly, tLZ(DQ) for DDR3-800 derates to tLZ(DQ),min(derated) = - 800 ps - 193 ps = - 993 ps and tLZ(DQ),max(derated) = 400 ps + 172 ps = + 572 ps. (Caution on the min/max usage!)

Note that tERR(mper),act,min is the minimum measured value of tERR(nper) where  $2 \leq n \leq 12$ , and tERR(mper),act,max is the maximum measured value of tERR(nper) where  $2 \leq n \leq 12$ .

**Specific Note g** When the device is operated with input clock jitter, this parameter needs to be derated by the actual tJIT(per),act of the input clock. (output deratings are relative to the SDRAM input clock.) For example, if the measured jitter into a DDR3-800 SDRAM has tCK(avg),act = 2500 ps, tJIT(per),act,min = - 72 ps and tJIT(per),act,max = + 93 ps, then tRP,act,min(derated) = tRP,act,min + tJIT(per),act,min = 0.9  $\times$  tCK(avg),act + tJIT(per),act,min = 0.9  $\times$  2500 ps - 72 ps = + 2178 ps. Similarly, tQH,min(derated) = tQH,min + tJIT(per),act,min = 0.38  $\times$  tCK(avg),act + tJIT(per),act,min = 0.38  $\times$  2500 ps - 72 ps = + 878 ps. (Caution on the min/max usage!) = 0.38  $\times$  2500 ps - 72 ps = + 878 ps. (Caution on the min/max usage!)



## 18.2 Timing Parameter Notes

1. Actual value dependant upon measurement level definitions which are TBD.
2. Commands requiring a locked DLL are: READ (and RAP) and synchronous ODT commands.
3. The max values are system dependent.
4. WR as programmed in mode register
5. Value must be rounded-up to next higher integer value
6. There is no maximum cycle time limit besides the need to satisfy the refresh interval, tREFI.
7. For definition of RTT turn-on time tAON see "Device Operation"
8. For definition of RTT turn-off time tAOF see "Device Operation".
9. tWR is defined in ns, for calculation of tWRPDEN it is necessary to round up tWR / tCK to the next integer.
10. WR in clock cycles as programmed in MRS
11. The maximum read postamble is bound by tDQSCK(min) plus tQSH(min) on the left side and tHZ(DQS)max on the right side. Device Operation.
12. Output timing deratings are relative to the SDRAM input clock. When the device is operated with input clock jitter, this parameter needs to be derated by TBD
13. Value is valid for RON34
14. Single ended signal parameter.
15. tREFI depends on TOPER
16. tIS(base) and tIH(base) values are for 1V/ns CMD/ADD single-ended slew rate and 2V/ns CK,  $\overline{CK}$  differential slew rate. Note for DQ and DM signals,  $V_{REF}(DC) = V_{REF}DQ(DC)$ . For input only pins except RESET,  $V_{REF}(DC) = V_{REF}CA(DC)$ . See "Address/ Command Setup, Hold and Derating"
17. tDS(base) and tDH(base) values are for 1V/ns DQ single-ended slew rate and 2V/ns DQS,  $\overline{DQS}$  differential slew rate. Note for DQ and DM signals,  $V_{REF}(DC) = V_{REF}DQ(DC)$ . For input only pins except RESET,  $V_{REF}(DC) = V_{REF}CA(DC)$ . See "Data Setup, Hold and Slew Rate Derating"
18. Start of internal write transaction is defined as follows :
  - For BL8 (fixed by MRS and on-the-fly) : Rising clock edge 4 clock cycles after WL.
  - For BC4 (on-the-fly) : Rising clock edge 4 clock cycles after WL
  - For BC4 (fixed by MRS) : Rising clock edge 2 clock cycles after WL
19. The maximum read preamble is bound by tLZDQS(min) on the left side and tDQSCK(max) on the right side. See "Device Operation"
20. CKE is allowed to be registered low while operations such as row activation, precharge, autoprecharge or refresh are in progress, but power-down IDD spec will not be applied until finishing those operations.
21. Although CKE is allowed to be registered LOW after a REFRESH command once tREFPDEN(min) is satisfied, there are cases where additional time such as tXPDL(min) is also required. See "Device Operation".
22. Defined between end of MPR read burst and MRS which reloads MPR or disables MPR function.
23. One ZQCS command can effectively correct a minimum of 0.5 % (ZQCorrection) of RON and RTT impedance error within 64 nCK for all speed bins assuming the maximum sensitivities specified in the 'Output Driver Voltage and Temperature Sensitivity' and 'ODT Voltage and Temperature Sensitivity' tables. The appropriate interval between ZQCS commands can be determined from these tables and other application specific parameters. One method for calculating the interval between ZQCS commands, given the temperature (Tdriffrate) and voltage (Vdriffrate) drift rates that the SDRAM is subject to in the application, is illustrated. The interval could be defined by the following formula:

$$\text{ZQCorrection} = \frac{\text{TSens} \times \text{Tdriffrate} + (\text{VSens} \times \text{Vdriffrate})}{(1.5 \times 1) + (0.15 \times 15)}$$

where TSens = max(dRTTdT, dRONdTm) and VSens = max(dRTTdV, dRONdVm) define the SDRAM temperature and voltage sensitivities.

For example, if TSens = 1.5% /°C, VSens = 0.15% / mV, Tdriffrate = 1°C / sec and Vdriffrate = 15 mV / sec, then the interval between ZQCS commands is calculated as:


$$\frac{0.5}{(1.5 \times 1) + (0.15 \times 15)} = 0.133 \approx 128\text{ms}$$

24. n = from 13 cycles to 50 cycles. This row defines 38 parameters.
25. tCH(abs) is the absolute instantaneous clock high pulse width, as measured from one rising edge to the following falling edge.
26. tCL(abs) is the absolute instantaneous clock low pulse width, as measured from one falling edge to the following rising edge.
27. The tIS(base) AC150 specifications are adjusted from the tIS(base) specification by adding an additional 100 ps of derating to accommodate for the lower alternate threshold of 150 mV and another 25 ps to account for the earlier reference point [(175 mV - 150 mV) / 1 V/ns].
28. Pulse width of a input signal is defined as the width between the first crossing of  $V_{REF}(DC)$  and the consecutive crossing of  $V_{REF}(DC)$
29. tDQLS describes the instantaneous differential input low pulse width on DQS-DQS, as measured from one falling edge to the next consecutive rising edge.
30. tDQSH describes the instantaneous differential input high pulse width on DQS-DQS, as measured from one rising edge to the next consecutive falling edge.
31. tDQSH, act + tDQLS, act = 1 tCK, act ; with tXYZ, act being the actual measured value of the respective timing parameter in the application.
32. tDSH, act + tDSS, act = 1 tCK, act ; with tXYZ, act being the actual measured value of the respective timing parameter in the application.




## 19.0 Physical Dimensions :


### 19.1 256Mb<sup>x</sup>8 based 512Mb<sup>x</sup>72 Module(2 Ranks)




#### 19.1.1 x72 DIMM, populated as one physical ranks of x8 DDR3 SDRAMs




The used device is 256M x8 DDR3 SDRAM, FBGA.  
DDR3 SDRAM Part NO : K4B2G0846B-HC\*\*

19.2 512Mb<sup>x</sup>4 based 512Mx72 Module(1 Ranks)


## 19.2.1 x72 DIMM, populated as one physical ranks of x4 DDR3 SDRAMs



The used device is 512M x4 DDR3 SDRAM, FBGA.  
DDR3 SDRAM Part NO : K4B2G0446B-HC\*\*

19.3 512Mb<sup>x</sup>4 based 1G<sup>x</sup>72 Module(2 Ranks)


## 19.3.1 x72 DIMM, populated as one physical ranks of x4 DDR3 SDRAMs




The used device is 512M x4 DDR3 SDRAM, FBGA.  
DDR3 SDRAM Part NO : K4B2G0446B-HC\*\*


## 19.3.2 Heat Spreader Design Guide

## 1. FRONT PART






## 2. BACK PART



**3. CLIP PART****4. DDR3 RDIMM ASS'Y View**

Reference thickness total (Maximum) : 7.55 (With Clip thickness)




19.4 256Mb<sup>x</sup>8 based 1G<sup>x</sup>72 Module(4 Ranks)

Detail A


Detail B

## 19.4.1 x72 DIMM, populated as one physical ranks of x8 DDR3 SDRAMs



The used device is 256M x8 DDR3 SDRAM, FBGA.  
DDR3 SDRAM Part NO : K4B2G0846B-HC\*\*


## 19.5 16GB based 2Gx72 Module(4 Ranks)



Detail A



Detail B


## 19.6.1 x72 DIMM, populated as one physical ranks of x8 DDR3 SDRAMs



The used device is 1G x4(DDP) DDR3 SDRAM, FBGA.  
DDR3 SDRAM Part NO : K4B4G0446B-MC\*\*

## 19.6.2 Heat Spreader Design Guide

**1. FRONT PART****2. BACK PART**

**3. CLIP PART****4. DDR3 RDIMM ASS'Y View**

Reference thickness total (nominal) : 7.71 (With Clip thickness)

