

# 1.5V DDR2 SDRAM FBDIMM

## MT18GTF25672FDY – 2GB

For the component data sheet, refer to Micron's Web site: [www.micron.com](http://www.micron.com)

### Features

- 240-pin, fully buffered DIMM (FBDIMM)
- Very low-power DDR2 operation
- $1.425V \leq V_{DD} \leq 1.625V$  for DDR2 SDRAM
- $1.425V \leq V_{DD} \leq 1.625V$  for advanced memory buffer (AMB) DRAM I/O
- $V_{DD} = 1.50V$  (NOM)
- 1.8V tolerant for  $\leq 100ms$
- Dual rank
- Component configuration: 128 Meg x 8

### Functionality


The 2GB FBDIMM at 1.50V (MT18GTF25672FD) consumes less power than the standard 1.8V FBDIMM.

The low-voltage FBDIMM has identical timing and operating parameters as standard FBDIMMs. Unregulated power rails allow for maximum power conservation.

The module can be powered on at 1.8V for up to 100ms to allow for system initialization and module voltage configuration.

Except where stated in this data sheet, information in the corresponding 1.8V DDR2 FBDIMM data sheet is directly applicable to the 1.5V DDR2 FBDIMM.

**Figure 1: 240-Pin FBDIMM (MO-256 R/C B)**



### Options

- Package
  - 240-pin DIMM (Pb-free)
- Frequency/CL<sup>1</sup>
  - 3.0ns @ CL = 5 (DDR2-667)

### Marking

Y  
-667

Notes: 1. CL = CAS (READ) latency.

**Table 1: Key Timing Parameters**

Speed Grade	Industry Nomenclature	Data Rate (MT/s)		t <sub>RCD</sub> (ns)	t <sub>RP</sub> (ns)	t <sub>RC</sub> (ns)
		CL = 5	CL = 4			
-667	PC2-5300	667	533	15	15	55

**Table 2: Addressing**

Parameter	2GB
Refresh count	8K
Device bank address	8 (BA0–BA2)
Device page size per bank	1KB
Device configuration	1Gb (128 Meg x 8)
Row address	16K (A0–A13)
Column address	1K (A0–A9)
Module rank address	2 (S0#, S1#)

**Table 3: Part Numbers and Timing Parameters – 2GB**

 Base device: MT47J256M8,<sup>1</sup> 1Gb DDR2 SDRAM

Part Number <sup>2</sup>	Module Density	Configuration	Module Bandwidth	Memory Clock/ Data Rate	Clock Cycles (CL- <sup>t</sup> RCD- <sup>t</sup> RP)	Link Transfer Rate
MT18GTF25672FDY-667__	2GB	256 Meg x 72	PC2-5300	3.0ns/ 667 MT/s	5-5-5	4.0 GT/s

- Notes:
1. Data sheets for the base device can be found on Micron's Web site: [www.micron.com](http://www.micron.com).
  2. All part numbers end with a four-place code (as indicated by underline), designating component, AMB vendor, and PCB revision. Consult factory for current revision codes.  
Example: MT18GTF25672FDY-667E1D4.

## Pin Assignments and Descriptions

**Table 4: Pin Assignments**

240-Pin FBDIMM Front								240-Pin FBDIMM Back							
Pin	Symbol	Pin	Symbol	Pin	Symbol	Pin	Symbol	Pin	Symbol	Pin	Symbol	Pin	Symbol		
1	VDD	31	PN3	61	PN9#	91	PS9# <sup>1</sup>	121	VDD	151	SN3	181	SN9#	211	SS9# <sup>1</sup>
2	VDD	32	PN3#	62	Vss	92	Vss	122	VDD	152	SN3#	182	Vss	212	Vss
3	VDD	33	Vss	63	PN10	93	PS5	123	VDD	153	Vss	183	SN10	213	SS5
4	Vss	34	PN4	64	PN10#	94	PS5#	124	Vss	154	SN4	184	SN10#	214	SS5#
5	VDD	35	PN4#	65	Vss	95	Vss	125	VDD	155	SN4#	185	Vss	215	Vss
6	VDD	36	Vss	66	PN11	96	PS6	126	VDD	156	Vss	186	SN11	216	SS6
7	VDD	37	PN5	67	PN11#	97	PS6#	127	VDD	157	SN5	187	SN11#	217	SS6#
8	Vss	38	PN5#	68	Vss	98	Vss	128	Vss	158	SN5#	188	Vss	218	Vss
9	Vcc	39	Vss	69	Vss	99	PS7	129	Vcc	159	Vss	189	Vss	219	SS7
10	Vcc	40	PN13 <sup>1</sup>	70	PS0	100	PS7#	130	Vcc	160	SN13 <sup>1</sup>	190	SS0	220	SS7#
11	Vss	41	PN13# <sup>1</sup>	71	PS0#	101	Vss	131	Vss	161	SN13# <sup>1</sup>	191	SS0#	221	Vss
12	Vcc	42	Vss	72	Vss	102	PS8	132	Vcc	162	Vss	192	Vss	222	SS8
13	Vcc	43	Vss	73	PS1	103	PS8#	133	Vcc	163	Vss	193	SS1	223	SS8#
14	Vss	44	DNU	74	PS1#	104	Vss	134	Vss	164	DNU	194	SS1#	224	Vss
15	VTT	45	DNU	75	Vss	105	DNU	135	VTT	165	DNU	195	Vss	225	DNU
16	DNU	46	Vss	76	PS2	106	DNU	136	VID0	166	Vss	196	SS2	226	DNU
17	RESET#	47	Vss	77	PS2#	107	Vss	137	M_Test (DNU)	167	Vss	197	SS2#	227	Vss
18	Vss	48	PN12 <sup>1</sup>	78	Vss	108	VDD	138	Vss	168	SN12 <sup>1</sup>	198	Vss	228	SCK
19	DNU	49	PN12# <sup>1</sup>	79	PS3	109	VDD	139	DNU	169	SN12# <sup>1</sup>	199	SS3	229	SCK#
20	DNU	50	Vss	80	PS3#	110	Vss	140	DNU	170	Vss	200	SS3#	230	Vss
21	Vss	51	PN6	81	Vss	111	VDD	141	Vss	171	SN6	201	Vss	231	VDD
22	PN0	52	PN6#	82	PS4	112	VDD	142	SN0	172	SN6#	202	SS4	232	VDD
23	PN0#	53	Vss	83	PS4#	113	VDD	143	SN0#	173	Vss	203	SS4#	233	VDD
24	Vss	54	PN7	84	Vss	114	Vss	144	Vss	174	SN7	204	Vss	234	Vss
25	PN1	55	PN7#	85	Vss	115	VDD	145	SN1	175	SN7#	205	Vss	235	VDD
26	PN1#	56	Vss	86	DNU	116	VDD	146	SN1#	176	Vss	206	DNU	236	VDD
27	Vss	57	PN8	87	DNU	117	VTT	147	Vss	177	SN8	207	DNU	237	VTT
28	PN2	58	PN8#	88	Vss	118	SA2	148	SN2	178	SN8#	208	Vss	238	VDDSPD
29	PN2#	59	Vss	89	Vss	119	SDA	149	SN2#	179	Vss	209	Vss	239	SA0
30	Vss	60	PN9	90	PS9 <sup>1</sup>	120	SCL	150	Vss	180	SN9	210	SS9 <sup>1</sup>	240	SA1


Notes: 1. The following signals are CRC bits and thus appear out of the normal sequence: PN12/PN12#, SN12/SN12#, PN13/PN13#, SN13/SN13#, PS9/PS9#, and SS9/SS9#.

**Table 5: Pin Descriptions**

Symbol	Type	Description
SCK	Input	System clock input, positive line.
SCK#	Input	System clock input, negative line.
PS0–PS9	Input	Primary southbound data, positive lines.
PS0#–PS9#	Input	Primary southbound data, negative lines.
SS0–SS9	Input	Secondary southbound data, positive lines.
SS0#–SS9#	Input	Secondary southbound data, negative lines.
SCL	Input	Serial presence-detect (SPD) clock input.
PN0–PN13	Output	Primary northbound data, positive lines.
PN0#–PN13#	Output	Primary northbound data, negative lines.
SN0–SN13	Output	Secondary northbound data, positive lines.
SN0#–SN13#	Output	Secondary northbound data, negative lines.
VID0	Output	Voltage identification, connected to Vss. Indicates 1.5V DRAM present on module.
SDA	I/O	SPD data input/output.
SA0–SA2	I/O	SPD address inputs, also used to select the FBDIMM number in the AMB.
RESET#	Supply	AMB reset signal.
Vcc	Supply	AMB core power and AMB channel interface power (1.5V).
VDD	Supply	DRAM power and AMB DRAM I/O power (1.5V).
VTT	Supply	DRAM address/command/clock termination power (VDD/2).
VDDSPD	Supply	SPD/AMB SMBus power.
Vss	Supply	Ground.
M_Test	–	The M_Test pin provides an external connection for testing the margin of VREF, which is produced by a voltage divider on the module. It is not intended to be used in normal system operation and must not be connected (DNU) in a system. This test pin may have other features on future card designs and will be included in this specification at that time.
DNU	–	Do not use.

## Functional Block Diagram

Figure 2: FBDIMM Functional Block Diagram



## Electrical Specifications

Stresses greater than those listed in Table 6 may cause permanent damage to the module. This is a stress rating only, and functional operation of the module at these or any other conditions outside those indicated in the device data sheet are not implied. Exposure to absolute maximum rating conditions for extended periods may adversely affect reliability.

**Table 6: Absolute Maximum Ratings**

Parameter	Symbol	Min	Max	Units	Notes
Voltage on any signal pin relative to V <sub>SS</sub>	V <sub>IN</sub> , V <sub>OUT</sub>	-0.3	1.75	V	1
Voltage on V <sub>CC</sub> pin relative to V <sub>SS</sub>	V <sub>CC</sub>	-0.3	1.75	V	
Voltage on V <sub>DD</sub> pin relative to V <sub>SS</sub>	V <sub>DD</sub>	-0.5	1.8	V	
Voltage on V <sub>TT</sub> pin relative to V <sub>SS</sub>	V <sub>TT</sub>	-0.5	1.8	V	
DDR2 SDRAM device operating case temperature	T <sub>C</sub>	0	95	°C	2, 3
AMB device operating case temperature		0	110	°C	

- Notes:
- V<sub>IN</sub> should not be greater than V<sub>CC</sub>.
  - T<sub>C</sub> is specified at 95°C only when using 2X refresh timing (<sup>t</sup>REFI = 7.8μs at or below 85°C; <sup>t</sup>REFI = 3.9μs above 85°C); see DDR2 SDRAM component data sheet.
  - See applicable DDR2 SDRAM component data sheet for <sup>t</sup>REFI and extended mode register settings. The <sup>t</sup>REFI parameter is used to specify the doubled refresh interval necessary to sustain <85°C operation.


**Table 7: Input DC Voltage and Operating Conditions**

Parameter	Symbol	Min	Nom	Max	Units	Notes
AMB supply voltage	V <sub>CC</sub>	1.455	1.50	1.575	V	
DDR2 SDRAM supply voltage	V <sub>DD</sub>	1.425	1.50	1.625	V	1
Termination voltage	V <sub>TT</sub>	0.48 × V <sub>DD</sub>	0.50 × V <sub>DD</sub>	0.52 × V <sub>DD</sub>	V	
EEPROM supply voltage	V <sub>DDSPD</sub>	3.0	–	3.6	V	2
SPD input high (logic 1) voltage	V <sub>IH(DC)</sub>	2.1	–	V <sub>DDSPD</sub>	V	3
SPD input low (logic 0) voltage	V <sub>IL(DC)</sub>	-0.6	–	0.8	V	3
RESET input high (logic 1) voltage	V <sub>IH(DC)</sub>	1.0	–	–	V	4
RESET input low (logic 0) voltage	V <sub>IL(DC)</sub>	–	–	0.5	V	3
Leakage current (RESET)	I <sub>L</sub>	-90	–	90	μA	4
Leakage current (link)	I <sub>L</sub>	-5	–	5	μA	5

- Notes:
- During the initial power ramp, V<sub>DD</sub> may exceed V<sub>DD</sub> (MAX) and be as much as 1.8V for up to 100ms prior to the start of the DRAM initialization process. The 100ms of excess V<sub>DD</sub> voltage time must be less than 0.01 percent of the total DRAM powered-up time.
  - Applies to AMB and SPD.
  - Applies to SMBus and SPD bus signals.
  - Applies to AMB CMOS signal RESET#.
  - For all other AMB-related DC parameters, please refer to the high-speed differential link interface specification.

## Module Dimensions

Figure 3: 240-Pin DDR2 FBDIMM



Notes: 1. All dimensions are in millimeters (inches); MAX/MIN or typical (TYP) where noted. The dimensional diagram is for reference only.



8000 S. Federal Way, P.O. Box 6, Boise, ID 83707-0006, Tel: 208-368-3900  
 prodmktg@micron.com www.micron.com Customer Comment Line: 800-932-4992  
 Micron, the M logo, and the Micron logo are trademarks of Micron Technology, Inc.  
 All other trademarks are the property of their respective owners.

This data sheet contains minimum and maximum limits specified over the complete power supply and temperature range for production devices. Although considered final, these specifications are subject to change, as further product development and data characterization sometimes occur.