

DDR2 SDRAM SOCDIMM

MT18HTS25672CH – 2GB


MT18HTS51272CH – 4GB

For component data sheets, refer to Micron's Web site: www.micron.com

Features

- 200-pin, small outline clocked dual in-line memory module (SOCDIMM)
- Fast data transfer rates: PC2-4200 or PC2-5300
- 2GB (256 Meg x 72), 4GB (512 Meg x 72)
- Supports ECC error detection and correction
- $V_{DD} = V_{DDQ} = +1.8V$
- $V_{DDSPD} = +3.0V$ to $+3.6V$
- JEDEC-standard 1.8V I/O (SSTL_18-compatible)
- Differential data strobe (DQS, DQS#) option
- 4n-bit prefetch architecture
- DLL to align DQ and DQS transitions with CK
- Multiple internal device banks for concurrent operation
- Programmable CAS# latency (CL)
- Posted CAS additive latency (AL)
- WRITE latency = READ latency - 1 t_{CK}
- Programmable burst lengths (BLs): 4 or 8
- Adjustable data-output drive strength
- 64ms, 8,192-cycle refresh
- On-die termination (ODT)
- Serial presence-detect (SPD) with EEPROM
- Phase-lock loop (PLL) to reduce system clock line loading
- Gold edge contacts
- Dual rank
- I²C temperature sensor

Figure 1: 200-Pin SOCDIMM (MO-224 R/C B)



Options

- Operating temperature¹
 - Commercial ($0^{\circ}C \leq T_A \leq +70^{\circ}C$)
 - Industrial ($-40^{\circ}C \leq T_A \leq +85^{\circ}C$)
- Package
 - 200-pin DIMM (Pb-free)
- Frequency/CAS latency²
 - 3.0ns @ CL = 5 (DDR2-667)
 - 3.75ns @ CL = 4 (DDR2-533)
- PCB height
 - 30.0mm (1.18in)

Marking

None
I
Y
-667
-53E

Notes: 1. Contact Micron for industrial temperature module offerings.
2. CL = CAS (READ) latency.

Table 1: Key Timing Parameters

Speed Grade	Industry Nomenclature	Data Rate (MT/s)			t _{RCD} (ns)	t _{RP} (ns)	t _{RC} (ns)
		CL = 5	CL = 4	CL = 3			
-667	PC2-5300	667	533	400	15	15	55
-53E	PC2-4200	–	533	400	15	15	55

Table 2: Addressing

Parameter	2GB	4GB
Refresh count	8K	8K
Row address	16K (A0–A13)	32K (A0–A14)
Device bank address	8 (BA0–BA2)	8 (BA0–BA2)
Device page size per bank	1KB	1KB
Device configuration	2Gb TwinDie™ (256 Meg x 8)	4Gb TwinDie (512 Meg x 8)
Column address	1K (A0–A9)	1K (A0–A9)
Module rank address	2 (S0#, S1#)	2 (S0#, S1#)

Table 3: Part Numbers and Timing Parameters – 2GB Modules

Base device: MT47H256M8THN,¹ 2Gb TwinDie DDR2 SDRAM

Part Number ²	Module Density	Configuration	Module Bandwidth	Memory Clock/ Data Rate	Clock Cycles (CL- ^t RCD- ^t RP)
MT18HTS25672CHY-667__	2GB	256 Meg x 72	5.3 GB/s	3.0ns/667 MT/s	5-5-5
MT18HTS25672CHY-53E__	2GB	256 Meg x 72	4.3 GB/s	3.75ns/533 MT/s	4-4-4

Table 4: Part Numbers and Timing Parameters – 4GB Modules

Base device: MT47H512M8THM,¹ 4Gb TwinDie DDR2 SDRAM

Part Number ²	Module Density	Configuration	Module Bandwidth	Memory Clock/ Data Rate	Clock Cycles (CL- ^t RCD- ^t RP)
MT18HTS51272CHY-667__	4GB	512 Meg x 72	5.3 GB/s	3.0ns/667 MT/s	5-5-5
MT18HTS51272CHY-53E__	4GB	512 Meg x 72	4.3 GB/s	3.75ns/533 MT/s	4-4-4

- Notes:
1. Data sheets for the base devices can be found on Micron's Web site.
 2. All part numbers end with a two-place code (not shown), designating component and PCB revisions. Consult factory for current revision codes. Example: MT18HTS51272CHY-53EA1.

Pin Assignments and Descriptions

Table 5: Pin Assignments

200-Pin SOCDIMM Front								200-Pin SOCDIMM Back							
Pin	Symbol	Pin	Symbol	Pin	Symbol	Pin	Symbol	Pin	Symbol	Pin	Symbol	Pin	Symbol		
1	VREF	51	DQ18	101	VDD	151	Vss	2	Vss	52	Vss	102	A6	152	Vss
3	DQ0	53	DQ19	103	A5	153	DQS5#	4	DQ4	54	DQ28	104	A4	154	DM5
5	Vss	55	Vss	105	A3	155	DQS5	6	DQ5	56	DQ29	106	VDD	156	Vss
7	DQ1	57	DQ24	107	A2	157	Vss	8	Vss	58	Vss	108	A1	158	DQ46
9	DQS0#	59	DQ25	109	VDD	159	DQ42	10	DM0	60	DM3	110	A0	160	DQ47
11	DQS0	61	Vss	111	A10	161	DQ43	12	Vss	62	Vss	112	BA1	162	Vss
13	Vss	63	DQS3#	113	BA0	163	Vss	14	DQ6	64	DQ30	114	VDD	164	DQ52
15	DQ2	65	DQS3	115	RAS#	165	DQ48	16	DQ7	66	DQ31	116	WE#	166	DQ53
17	DQ3	67	Vss	117	VDD	167	DQ49	18	Vss	68	Vss	118	SO#	168	Vss
19	Vss	69	DQ26	119	CAS#	169	Vss	20	DQ12	70	CB4	120	ODT0	170	DM6
21	DQ8	71	DQ27	121	S1#	171	DQS6#	22	DQ13	72	CB5	122	A13	172	Vss
23	DQ9	73	Vss	123	VDD	173	DQS6	24	Vss	74	Vss	124	VDD	174	DQ54
25	Vss	75	CB0	125	ODT1	175	Vss	26	DM1	76	DM8	126	CK0	176	DQ55
27	DQS1#	77	CB1	127	NC	177	DQ50	28	Vss	78	Vss	128	CK0#	178	Vss
29	DQS1	79	Vss	129	DQ32	179	DQ51	30	DQ14	80	CB6	130	Vss	180	DQ60
31	Vss	81	DQS8#	131	Vss	181	Vss	32	DQ15	82	CB7	132	DQ36	182	DQ61
33	DQ10	83	DQS8	133	DQ33	183	DQ56	34	Vss	84	Vss	134	DQ37	184	Vss
35	DQ11	85	Vss	135	DQS4#	185	DQ57	36	DQ20	86	CB2	136	Vss	186	DM7
37	Vss	87	CKE0	137	DQS4	187	Vss	38	DQ21	88	CB3	138	DM4	188	DQ62
39	DQ16	89	CKE1	139	Vss	189	DQS7#	40	Vss	90	Vss	140	Vss	190	Vss
41	DQ17	91	EVENT#	141	DQ34	191	DQS7	42	RESET#	92	BA2	142	DQ38	192	DQ63
43	Vss	93	VDD	143	DQ35	193	DQ58	44	DM2	94 ¹	NC/A14	144	DQ39	194	SDA
45	DQS2#	95	A12	145	Vss	195	Vss	46	Vss	96	A11	146	Vss	196	SCL
47	DQS2	97	A9	147	DQ40	197	DQ59	48	DQ22	98	VDD	148	DQ44	198	SA1
49	Vss	99	A7	149	DQ41	199	VDDSPD	50	DQ23	100	A8	150	DQ45	200	SA0


Notes: 1. Pin 94 is NC for 2GB and A14 for 4GB modules.

Table 6: Pin Descriptions

Symbol	Type	Description
ODT0, ODT1	Input	On-die termination: ODT (registered HIGH) enables termination resistance internal to the DDR2 SDRAM. When enabled, ODT is only applied to each of the following pins: DQ, DQS, DQS#, and DM. The ODT input will be ignored if disabled via the LOAD MODE command.
CK0, CK0#	Input	Clock: CK and CK# are differential clock inputs. All address and control input signals are sampled on the crossing of the positive edge of CK and the negative edge of CK#. Output data (DQs and DQS/DQS#) is referenced to the crossings of CK and CK#.
CKE0, CKE1	Input	Clock enable: CKE (registered HIGH) activates and CKE (registered LOW) deactivates clocking circuitry on the DDR2 SDRAM.
S0#, S1#	Input	Chip select: S# enables (registered LOW) and disables (registered HIGH) the command decoder. All commands are masked when S# is registered HIGH. S# provides for external rank selection on systems with multiple ranks. S# is considered part of the command code.
RAS#, CAS#, WE#	Input	Command inputs: RAS#, CAS#, and WE# (along with S#) define the command being entered.
BA0-BA2	Input	Bank address inputs: BA0-BA2 define to which device bank an ACTIVE, READ, WRITE, or PRECHARGE command is being applied. BA0-BA2 define which mode register, including MR, EMR, EMR(2), and EMR(3), is loaded during the LOAD MODE command.
A0-A13 (2GB) A0-A14 (4GB)	Input	Address inputs: Provide the row address for ACTIVE commands, and the column address and auto precharge bit (A10) for READ/WRITE commands, to select one location out of the memory array in the respective bank. A10 sampled during a PRECHARGE command determines whether the PRECHARGE applies to one device bank (A10 LOW, device bank selected by BA0-BA2) or all device banks (A10 HIGH). The address inputs also provide the op-code during a LOAD MODE command.
DM0-DM8	Input	Input data mask: DM is an input mask signal for write data. Input data is masked when DM is sampled HIGH along with that input data during a WRITE access. DM is sampled on both edges of DQS. Although DM pins are input-only, the DM loading is designed to match that of DQ and DQS pins.
SCL	Input	Serial clock: SCL is used to synchronize the presence-detect and temperature sensor data transfer to and from the module.
SA0-SA1	Input	Serial address inputs: These pins are used to configure the presence-detect and temperature sensor devices.
DQ0-DQ63	I/O	Data input/output: Bidirectional data bus.
CB0-CB7	I/O	Check bits.
DQS0-DQS8, DQS0#-DQS8#	I/O	Data strobe: Output with read data, input with write data for source synchronous operation. Edge-aligned with read data, center-aligned with write data. DQS# is only used when differential data strobe mode is enabled via the LOAD MODE command.
SDA	I/O	Serial data: SDA is a bidirectional pin used to transfer addresses and data into and out of the presence-detect and temperature sensor portion of the module.
EVENT#	Output	Temperature sensor alarm output.
VDD	Supply	Power supply: +1.8V ±0.1V.
VREF	Supply	SSTL_18 reference voltage. VDD/2.
VSS	Supply	Ground.
VDDSPD	Supply	Serial EEPROM and temperature sensor positive power supply: +3.0V to +3.6V.
NC	-	No connect: These pins should be left unconnected.

Functional Block Diagram

Figure 2: Functional Block Diagram



General Description

The MT18HTS25672CH and MT18HTS51272CH DDR2 SDRAM modules are high-speed, CMOS, dynamic random-access 2GB and 4GB memory modules, organized in a x72 configuration. These DDR2 SDRAM modules use internally configured 8-bank 2Gb TwinDie or 4Gb TwinDie DRAM devices.

DDR2 SDRAM modules use double data rate architecture to achieve high-speed operation. The double data rate architecture is essentially a $4n$ -prefetch architecture with an interface designed to transfer two data words per clock cycle at the I/O pins. A single read or write access for the DDR2 SDRAM module effectively consists of a single $4n$ -bit-wide, one-clock-cycle data transfer at the internal DRAM core and four corresponding n -bit-wide, one-half-clock-cycle data transfers at the I/O pins.

A bidirectional data strobe (DQS, DQS#) is transmitted externally, along with data, for use in data capture at the receiver. DQS is a strobe transmitted by the DDR2 SDRAM device during READs and by the memory controller during WRITEs. DQS is edge-aligned with data for READs and center-aligned with data for WRITEs.

DDR2 SDRAM modules operate from a differential clock (CK and CK#); the crossing of CK going HIGH and CK# going LOW will be referred to as the positive edge of CK. Commands are registered at every positive edge of CK. Input data is registered on both edges of DQS, and output data is referenced to both edges of DQS, as well as to both edges of CK.

PLL Operation

A phase-lock loop (PLL) on the module receives and redrives the differential clock signals (CK, CK#) to the DDR2 SDRAM devices. The PLL minimizes system clock line loading. PLL clock timing is defined by JEDEC specifications and is ensured by use of JEDEC clock reference board.

Temperature Sensor

An on-board temperature sensor provides the ability to monitor the module temperature along with monitoring alarms. Programmable registers can be used to specify temperature events and critical boundaries. An EVENT# pin is used to signal when different conditions occur based on how the registers are defined.

Serial Presence-Detect Operation

DDR2 SDRAM modules incorporate serial presence-detect (SPD). The SPD function is implemented using a 2,048-bit EEPROM. This nonvolatile storage device contains 256 bytes. The first 128 bytes are programmed by Micron to identify the module type and various SDRAM organizations and timing parameters. The remaining 128 bytes of storage are available for use by the customer. System READ/WRITE operations between the master (system logic) and the slave EEPROM device occur via a standard I²C bus using the DIMM's SCL (clock) and SDA (data) signals, together with SA (1:0), which provide four unique DIMM/EEPROM addresses. Write protect (WP) is tied to VSS on the module, permanently disabling hardware write protect.

Electrical Specifications

Stresses greater than those listed in Table 7 may cause permanent damage to the module. This is a stress rating only, and functional operation of the module at these or any other conditions outside those indicated in the device data sheet is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

Table 7: Absolute Maximum DC Ratings

Symbol	Parameter	Min	Max	Units	
VDD	VDD supply voltage relative to VSS	-1.0	+2.3	V	
VIN, VOUT	Voltage on any pin relative to VSS	-0.5	+2.3	V	
II	Input leakage current; Any input $0V \leq V_{IN} \leq V_{DD}$; VREF input $0V \leq V_{IN} \leq 0.95V$ (All other pins not under test = 0V)	Address inputs RAS#, CAS#, WE#, ODT	-90	+90	μA
		S#, CKE	-45	+45	
		CK0, CK0#	-250	+250	
		DM	-10	+10	
Ioz	Output leakage current; $0V \leq V_{OUT} \leq V_{DDQ}$; DQs and ODT are disabled	-10	+10	μA	
IVREF	VREF leakage current; VREF = valid VREF level	-36	+36	μA	
TA	Module ambient operating temperature	Commercial	0	+70	$^{\circ}C$
		Industrial	-40	+85	$^{\circ}C$
TC ¹	DDR2 SDRAM component case operating temperature ²	Commercial	0	+85	$^{\circ}C$
		Industrial	-40	+95	$^{\circ}C$

- Notes: 1. The refresh rate is required to double when $85^{\circ}C < T_C \leq 95^{\circ}C$.
2. For further information, refer to technical note TN-00-08: Thermal Applications, available on Micron's Web site.

Input Capacitance

Micron encourages designers to simulate the performance of the module to achieve optimum values. Simulations are significantly more accurate and realistic than a gross estimation of module capacitance when inductance and delay parameters associated with trace lengths are used in simulations.

AC Timing and Operating Conditions

Recommended AC operating conditions are given in the DDR2 component data sheets. Component specifications are available on Micron's Web site. Module speed grades correlate with component speed grades, as shown in Table 8.

Table 8: Module and Component Speed Grades

Module Speed Grade	Component Speed Grade
-667	-3
-53E	-37E

Table 9: DDR2 IDD Specifications and Conditions – 2GB

Values shown are for MT47H256M8THN DDR2 TwinDie SDRAM components from device IDD values in the 2Gb TwinDie (256 Meg x 8) component data sheet

Parameter/Condition	Symbol	-667	-53E	Units
Operating one bank active-precharge current: $t_{CK} = t_{CK} (IDD)$, $t_{RC} = t_{RC} (IDD)$, $t_{RAS} = t_{RAS} \text{ MIN} (IDD)$; CKE is HIGH, S# is HIGH between valid commands; Address bus inputs are switching; Data bus inputs are switching	IDD0	873	738	mA
Operating one bank active-read-precharge current: $I_{OUT} = 0\text{mA}$; BL = 4, CL = CL (IDD), AL = 0; $t_{CK} = t_{CK} (IDD)$, $t_{RC} = t_{RC} (IDD)$, $t_{RAS} = t_{RAS} \text{ MIN} (IDD)$, $t_{RCD} = t_{RCD} (IDD)$; CKE is HIGH, S# is HIGH between valid commands; Address bus inputs are switching; Data pattern is same as IDD4W	IDD1	1,008	963	mA
Precharge power-down current: All device banks idle; $t_{CK} = t_{CK} (IDD)$; CKE is LOW; Other control and address bus inputs are stable; Data bus inputs are floating	IDD2P	126	126	mA
Precharge quiet standby current: All device banks idle; $t_{CK} = t_{CK} (IDD)$; CKE is HIGH, S# is HIGH; Other control and address bus inputs are stable; Data bus inputs are floating	IDD2Q	423	423	mA
Precharge standby current: All device banks idle; $t_{CK} = t_{CK} (IDD)$; CKE is HIGH, S# is HIGH; Other control and address bus inputs are switching; Data bus inputs are switching	IDD2N	468	468	mA
Active power-down current: All device banks open; $t_{CK} = t_{CK} (IDD)$; CKE is LOW; Other control and address bus inputs are stable; Data bus inputs are floating	Fast PDN exit MR[12] = 0	333	333	mA
		Slow PDN exit MR[12] = 1	153	153
Active standby current: All device banks open; $t_{CK} = t_{CK} (IDD)$, $t_{RAS} = t_{RAS} \text{ MAX} (IDD)$, $t_{RP} = t_{RP} (IDD)$; CKE is HIGH, S# is HIGH between valid commands; Other control and address bus inputs are switching; Data bus inputs are switching	IDD3N	603	513	mA
Operating burst write current: All device banks open; Continuous burst writes; BL = 4, CL = CL (IDD), AL = 0; $t_{CK} = t_{CK} (IDD)$, $t_{RAS} = t_{RAS} \text{ MAX} (IDD)$, $t_{RP} = t_{RP} (IDD)$; CKE is HIGH, S# is HIGH between valid commands; Address bus inputs are switching; Data bus inputs are switching	IDD4W	1,323	1,233	mA
Operating burst read current: All device banks open; Continuous burst reads; $I_{OUT} = 0\text{mA}$; BL = 4, CL = CL (IDD), AL = 0; $t_{CK} = t_{CK} (IDD)$, $t_{RAS} = t_{RAS} \text{ MAX} (IDD)$, $t_{RP} = t_{RP} (IDD)$; CKE is HIGH, S# is HIGH between valid commands; Address bus inputs are switching; Data bus inputs are switching	IDD4R	1,323	1,233	mA
Burst refresh current: $t_{CK} = t_{CK} (IDD)$; REFRESH command at every $t_{RFC} (IDD)$ interval; CKE is HIGH, S# is HIGH between valid commands; Other control and address bus inputs are switching; Data bus inputs are switching	IDD5	2,043	1,998	mA
Self refresh current: CK and CK# at 0V; CKE $\leq 0.2\text{V}$; Other control and address bus inputs are floating; Data bus inputs are floating	IDD6	126	126	mA
Operating bank interleave read current: All device banks interleaving reads; $I_{OUT} = 0\text{mA}$; BL = 4, CL = CL (IDD), AL = $t_{RCD} (IDD) - 1 \times t_{CK} (IDD)$; $t_{CK} = t_{CK} (IDD)$, $t_{RC} = t_{RC} (IDD)$, $t_{RRD} = t_{RRD} (IDD)$, $t_{RCD} = t_{RCD} (IDD)$; CKE is HIGH, S# is HIGH between valid commands; Address bus inputs are stable during deselects; Data bus inputs are switching	IDD7	2,628	2,538	mA

Table 10: DDR2 IDD Specifications and Conditions – 4GB

Values shown are for MT47H512M8THM DDR2 TwinDie SDRAM components from device IDD values in the 4Gb TwinDie (512 Meg x 8) component data sheet

Parameter/Condition	Symbol	-667	-53E	Units
Operating one bank active-precharge current: $t_{CK} = t_{CK} (IDD)$, $t_{RC} = t_{RC} (IDD)$, $t_{RAS} = t_{RAS} MIN (IDD)$; CKE is HIGH, S# is HIGH between valid commands; Address bus inputs are switching; Data bus inputs are switching	IDD0	1,017	927	mA
Operating one bank active-read-precharge current: $I_{OUT} = 0mA$; BL = 4, CL = CL (IDD), AL = 0; $t_{CK} = t_{CK} (IDD)$, $t_{RC} = t_{RC} (IDD)$, $t_{RAS} = t_{RAS} MIN (IDD)$, $t_{RCD} = t_{RCD} (IDD)$; CKE is HIGH, S# is HIGH between valid commands; Address bus inputs are switching; Data pattern is same as IDD4W	IDD1	1,422	1,062	mA
Precharge power-down current: All device banks idle; $t_{CK} = t_{CK} (IDD)$; CKE is LOW; Other control and address bus inputs are stable; Data bus inputs are floating	IDD2P	144	144	mA
Precharge quiet standby current: All device banks idle; $t_{CK} = t_{CK} (IDD)$; CKE is HIGH, S# is HIGH; Other control and address bus inputs are stable; Data bus inputs are floating	IDD2Q	567	477	mA
Precharge standby current: All device banks idle; $t_{CK} = t_{CK} (IDD)$; CKE is HIGH, S# is HIGH; Other control and address bus inputs are switching; Data bus inputs are switching	IDD2N	657	567	mA
Active power-down current: All device banks open; $t_{CK} = t_{CK} (IDD)$; CKE is LOW; Other control and address bus inputs are stable; Data bus inputs are floating	Fast PDN exit MR[12] = 0	432	387	mA
		Slow PDN exit MR[12] = 1	162	162
Active standby current: All device banks open; $t_{CK} = t_{CK} (IDD)$, $t_{RAS} = t_{RAS} MAX (IDD)$, $t_{RP} = t_{RP} (IDD)$; CKE is HIGH, S# is HIGH between valid commands; Other control and address bus inputs are switching; Data bus inputs are switching	IDD3N	612	522	mA
Operating burst write current: All device banks open; Continuous burst writes; BL = 4, CL = CL (IDD), AL = 0; $t_{CK} = t_{CK} (IDD)$, $t_{RAS} = t_{RAS} MAX (IDD)$, $t_{RP} = t_{RP} (IDD)$; CKE is HIGH, S# is HIGH between valid commands; Address bus inputs are switching; Data bus inputs are switching	IDD4W	1,467	1,287	mA
Operating burst read current: All device banks open; Continuous burst reads; $I_{OUT} = 0mA$; BL = 4, CL = CL (IDD), AL = 0; $t_{CK} = t_{CK} (IDD)$, $t_{RAS} = t_{RAS} MAX (IDD)$, $t_{RP} = t_{RP} (IDD)$; CKE is HIGH, S# is HIGH between valid commands; Address bus inputs are switching; Data bus inputs are switching	IDD4R	1,647	1,467	mA
Burst refresh current: $t_{CK} = t_{CK} (IDD)$; REFRESH command at every $t_{RFC} (IDD)$ interval; CKE is HIGH, S# is HIGH between valid commands; Other control and address bus inputs are switching; Data bus inputs are switching	IDD5	2,637	2,457	mA
Self refresh current: CK and CK# at 0V; CKE $\leq 0.2V$; Other control and address bus inputs are floating; Data bus inputs are floating	IDD6	144	144	mA
Operating bank interleave read current: All device banks interleaving reads; $I_{OUT} = 0mA$; BL = 4, CL = CL (IDD), AL = $t_{RCD} (IDD) - 1 \times t_{CK} (IDD)$; $t_{CK} = t_{CK} (IDD)$, $t_{RC} = t_{RC} (IDD)$, $t_{RRD} = t_{RRD} (IDD)$, $t_{RCD} = t_{RCD} (IDD)$; CKE is HIGH, S# is HIGH between valid commands; Address bus inputs are stable during deselects; Data bus inputs are switching	IDD7	3,177	2,772	mA

PLL Specifications

Table 11: PLL Specifications
CUA845 device or JESD82-21 equivalent

Parameter	Symbol	Pins	Condition	Min	Max	Units
DC high-level input voltage	V _{IH}	OE, OS, CK, CK#	LVC MOS	0.65 × V _{DD}	–	V
DC low-level input voltage	V _{IL}	OE, OS, CK, CK#	LVC MOS	–	0.35 × V _{DD}	V
Input voltage (limits)	V _{IN}			–0.3	V _{DD} + 0.3	V
Input differential-pair cross voltage	V _{IX}		Differential input	(V _{DD} /2) - 0.15	(V _{DD} /2) + 0.15	V
Input differential voltage	V _{ID(DC)}		Differential input	0.3	V _{DD} + 0.4	V
Input differential voltage	V _{ID(AC)}		Differential input	0.6	V _{DD} + 0.4	V
Input current	I _I	OE, OS, FBIN, FBIN#	V _I = V _{DD} or V _{SS}	–10	+10	μA
		CK, CK#	V _I = V _{DD} or V _{SS}	–250	+250	μA
Output disabled current	I _{ODL}		OE = L, V _{ODL} = 100mV	100	–	μA
Static supply current	I _{DDLD}		C _L = 0pf	–	+500	μA
Dynamic supply	I _{DD}	n/a	CK and CK# = 410 MHz all output are open (not connected to a PCB)	–	+300	mA
Input capacitance	C _{IN}	Each input	V _I = V _{DD} or V _{SS}	2	3	pF

Table 12: PLL Clock Driver Timing Requirements and Switching Characteristics

Parameter	Symbol	Min	Max	Units
Stabilization time	t _L	–	6	μs
Input clock slew rate	slr(i)	1	4	V/ns
SSC modulation frequency		30	33	kHz
SSC clock input frequency deviation		0.0	–0.5	%
PLL loop bandwidth (–3dB from unity gain)		2	–	MHz

Notes: 1. PLL timing and switching specifications are critical for proper operation of the DDR2 DIMM. This is a subset of parameters for the specific PLL used.

Temperature Sensor

The temperature sensor continuously monitors the module's temperature and can be read back at any time over the I²C bus shared with the SPD. This sensor complies with the JEDEC standard JESD21-C, page 4.7-1.

Table 13: Temperature Sensor Specifications

All voltages referenced to V_{SS}

Parameter/Condition	Symbol	Min	Max	Units
Supply voltage	V _{DDSPD}	+3.0	+3.6	V
Average operating supply current		–	+500	μA
Input high voltage: Logic 1; All inputs	V _{IH}	+2.1	–	V
Input low voltage: Logic 0; All inputs	V _{IL}	–	+0.8	V
Output low voltage: I _{OUT} = 3mA	V _{OL}	–	+0.4	V
Logic input current	I _{IH}	–5	+5	μA
	I _{IL}	–5	+5	μA
Temperature sensing range		–40	+125	°C

Table 14: Temperature Sensor AC Timing

Parameter/Condition	Symbol	Min	Max	Units
Time bus must be free before a new transition can start	t ^{BUF}	4.7	–	μs
SDA and SCL fall time	t ^F	–	300	ns
Data hold time	t ^{HD:DAT}	300	–	ns
Start condition hold time	t ^{HD:STA}	4.0	–	μs
Clock HIGH period	t ^{HIGH}	4	50	μs
Clock LOW period	t ^{LOW}	4.7	–	μs
SDA and SCL rise time	t ^R	–	1	ns
SCL clock frequency	f ^{SCL}	–	400	kHz
Data setup time	t ^{SU:DAT}	250	–	ns
Start condition setup time	t ^{SU:STA}	4.7	–	μs
Stop condition setup time	t ^{SU:STO}	4	–	μs
Clock frequency	f ^{CK}	10	100	kHz

EVENT# Pin

The temperature sensor also adds the EVENT# pin. Not used by the SPD, the EVENT# is a temperature sensor output used to flag critical events that can be set up in the sensor's configuration register.

EVENT# has three defined modes of operation: interrupt mode, compare mode, and critical temperature mode. The open-drain output of EVENT# under the three separate operating modes is illustrated in Figure 3 on page 12. Event thresholds are programmed in the 0x01 register using a hysteresis. The alarm window provides a comparison window, with upper and lower limits set in the alarm upper boundary register and the alarm lower boundary register, respectively. When the alarm window is enabled, EVENT# will trigger whenever the temperature is outside the MIN or MAX values set by the user.

The interrupt mode enables software to reset EVENT# after a critical temperature threshold has been detected. Threshold points are set in the configuration register by the user. This mode triggers the critical temperature limit and both the MIN and MAX of the temperature window.

The compare mode is similar to the interrupt mode, except EVENT# cannot be reset by the user and only returns to the logic HIGH state when the temperature falls below the programmed thresholds.

Critical temperature mode triggers EVENT# only when the temperature has exceeded the programmed critical trip point. When the critical trip point has been reached, the temperature sensor goes into comparator mode and the critical EVENT# cannot be cleared through software.

SMBus Slave Subaddress Decoding

The temperature sensor's physical address differs from the module's SPD device physical addresses: 0011 for A0, A1, A2, and RW# in binary where A2, A1, and A0 are the three slave subaddress pins and the RW# pin is the READ/WRITE flag.

If the slave base address is fixed for the SPD and temperature sensor, then the pins set the subaddress bits of the slave address, enabling the devices to be located anywhere within the eight slave address locations. For example, they could be set from 30h to 3Eh.

Figure 3: EVENT# Pin Functionality




Table 15: Temperature Sensor Registers

Name	Address	Power-On Default
Pointer register	Not applicable	Undefined
Capability register	0x00	0x0001
Configuration register	0x01	0x0000
Alarm temperature upper boundary register	0x02	0x0000
Alarm temperature lower boundary register	0x03	0x0000
Critical temperature register	0x04	0x0000
Temperature register	0x05	Undefined

Pointer Register

The pointer register selects which of the 16-bit registers is being accessed in subsequent READ and WRITE operations. This register is a write-only register.

Table 16: Pointer Register Bits 0-7

Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
0	0	0	0	Register select	Register select	Register select	Register select

Table 17: Pointer Register Bits 0-2 Descriptions

Bit 2	Bit 1	Bit 0	Register
0	0	0	Capability register
0	0	1	Configuration register
0	1	0	Alarm temperature upper boundary register
0	1	1	Alarm temperature lower boundary register
1	0	0	Critical temperature register
1	0	1	Temperature register

Capability Register

The capability register indicates the features and functionality supported by the temperature sensor. This register is a read-only register.

Table 18: Capability Register Bits 0-15

Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8
RFU	RFU	RFU	RFU	RFU	RFU	RFU	RFU
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
RFU	RFU	RFU	TRES1	TRES0	Wider range	Precision	Has alarm and critical temperature

Notes: 1. RFU = reserved for future use.

Table 19: Capability Register Bits 0-15 Descriptions

Bit	Description
0	Basic capability 1: Has alarm and critical trip point capabilities

Table 19: Capability Register Bits 0–15 Descriptions (continued)

Bit	Description
1	Accuracy 0: $\pm 2^{\circ}\text{C}$ over the active range and $\pm 3^{\circ}\text{C}$ over the monitor range 1: $\pm 1^{\circ}\text{C}$ over the active range and $\pm 2^{\circ}\text{C}$ over the monitor range
2	Wider range 0: Temperatures lower than 0°C are clamped to a binary value of 0 1: Temperatures below 0°C can be read
4:3	Temperature resolution 00: 0.5°C LSB 01: 0.25°C LSB 10: 0.125°C LSB 11: 0.0625°C LSB
15:5	0: Must be set to zero

Configuration Register

Table 20: Configuration Register Bits 0–15

Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8
RFU	RFU	RFU	RFU	RFU	Hysteresis		Shutdown mode
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Critical lock bit	Alarm lock bit	Clear event	Event output status	Event output control	Critical event only	Event polarity	Event mode


Table 21: Configuration Register Bits 0–10 Descriptions

Bit	Description	Note
0	Event mode 0: Comparator mode 1: Interrupt mode	Cannot be changed if either of the lock bits is set
1	EVENT# polarity 0: Active LOW 1: Active HIGH	Cannot be changed if either of the lock bits is set
2	Critical event only 0: EVENT# trips on alarm or critical temperature event 1: EVENT# trips only if critical temperature is reached	
3	Event output control 0: Event output disabled 1: Event output enabled	
4	Event status 0: EVENT# has not been asserted by this device 1: EVENT# is being asserted due to an alarm window or critical temperature condition	This is a read-only field in the register; the event causing the event can be determined from the read temperature register
5	Clear event 0: No effect 1: Clears the event when the temperature sensor is in the interrupt mode	This is a write-only field in the register and is self clearing
6	Alarm window lock bit 0: Alarm trips are not locked and can be changed 1: Alarm trips are locked and cannot be changed	

Table 21: Configuration Register Bits 0–10 Descriptions (continued)

Bit	Description	Note
7	Critical trip lock bit 0: Critical trip is not locked and can be changed 1: Critical trip is locked and cannot be changed	
8	Shutdown mode 0: Enabled 1: Shutdown	The shutdown mode is a power-saving mode that disables the temperature sensor
10:9	Hysteresis enable 00: Disable 01: Enable at 1.5°C 10: Enable at 3°C 11: Enable at 6°C	When enabled, a hysteresis is applied to temperature movement around the trip points. As an example, if the hysteresis register is enabled to a delta of 6°C, the preset trip points will toggle when the temperature reaches the programmed value. These values will reset when the temperature drops below the trip points minus the set hysteresis level. In this case, this would be critical temperature minus 6°C The hysteresis is applied to both the above alarm window and the below alarm window bits found in the read-only temperature register. EVENT# is also affected by this register

Figure 4: Hysteresis



- Notes:
1. T_H is the value set in the alarm temperature upper boundary trip register.
 2. T_L is the value set in the alarm temperature lower boundary trip register.
 3. Hyst is the value set in the hysteresis bits of the configuration register.

Table 22: Hysteresis

Condition	Below Alarm Window Bit		Above Alarm Window Bit	
	Temperature gradient	Critical temperature	Temperature gradient	Critical temperature
Sets	Falling	$T_L - \text{Hyst}$	Rising	T_H
Clears	Rising	T_L	Falling	$T_H - \text{Hyst}$

Temperature Format

The temperature trip point registers and temperature readout register use a “2’s complement” format to enable negative numbers. The least significant bit (LSB) is equal to 0.0625°C or 0.25°C depending on which register is referenced. As an example, assuming an LSB of 0.0625°C:

- A value of 0x018C would equal 24.75°C
- A value of 0x06C0 would equal 108°C
- A value of 0x1E74 would equal -24.75°C

Upper Boundary Temperature Register

The upper boundary temperature register is used to set the maximum value of the alarm window. The LSB for this register is 0.25°C. All RFU bits in the register will always report zero.

Table 23: Upper Boundary Temperature Register Bits

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	0	0	MSB	Alarm window upper boundary temperature									LSB	RFU	RFU

Lower Boundary Temperature Register

The lower boundary temperature register is used to set the minimum value of the alarm window. The LSB for this register is 0.25°C. All RFU bits in the register will always report zero.

Table 24: Lower Boundary Temperature Register Bits

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	0	0	MSB	Alarm window lower boundary temperature									LSB	RFU	RFU

Critical Temperature Register

The critical temperature register is used to set the maximum temperature above the alarm window. The LSB for this register is 0.25°C. All RFU bits in the register will always report zero.

Table 25: Critical Temperature Register Bits

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	0	0	MSB	Critical temperature trip point									LSB	RFU	RFU

Temperature Register

The temperature register is a read-only register that provides the current temperature detected by the temperature sensor. The LSB for this register is 0.0625°C with a resolution of 0.0625°C. The most significant bit (MSB) is 128°C in the readout section of this register.

The upper three bits of the register are used to monitor the trip points that are set in the previous three registers.

Table 26: Temperature Register Bits

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Above critical trip	Above alarm window	Below alarm window	MSB	Temperature											LSB

Table 27: Temperature Register Bits Descriptions

BIT	Description
13	Below alarm window 0: Temperature is equal to or above the lower boundary 1: Temperature is below alarm window
41	Above alarm window 0: Temperature is equal to or below the upper boundary 1: Temperature is above alarm window
15	Above critical trip point 0: Temperature is below critical trip point 1: Temperature is above critical trip point

Serial Presence-Detect

Table 28: Serial Presence-Detect EEPROM and Temperature Sensor DC Operating Conditions
All voltages referenced to V_{SS}

Parameter/Condition	Symbol	Min	Max	Units
Supply voltage with temperature sensor option	V _{DDSPD}	3.0	3.6	V
Input high voltage: Logic 1; All inputs	V _{IH}	2.1	V _{DDSPD} + 0.5	V
Input low voltage: Logic 0; All inputs	V _{IL}	-0.6	0.8	V
Output low voltage: I _{OUT} = 3mA	V _{OL}	-	0.4	V
SPD input leakage current: V _{IN} = GND to V _{DD}	I _{LI}	0.10	3	μA
SPD output leakage current: V _{OUT} = GND to V _{DD}	I _{LO}	0.05	3	μA
SPD standby current	I _{SB}	1.6	4	μA
Power supply current, READ: SCL clock frequency = 100 kHz	I _{CCR}	0.4	1	mA
Power supply current, WRITE: SCL clock frequency = 100 kHz	I _{CCW}	2	3	mA
Average temperature sensor current		-	500	μA

Table 29: Serial Presence-Detect EEPROM AC Operating Conditions
All voltages referenced to V_{SS}

Parameter/Condition	Symbol	Min	Max	Units	Notes
SCL LOW to SDA data-out valid	t _{AA}	0.2	0.9	μs	1
Time the bus must be free before a new transition can start	t _{BUF}	1.3	-	μs	
Data-out hold time	t _{DH}	200	-	ns	
SDA and SCL fall time	t _F	-	300	ns	2
Data-in hold time	t _{HD:DAT}	0	-	μs	
Start condition hold time	t _{HD:STA}	0.6	-	μs	
Clock HIGH period	t _{HIGH}	0.6	-	μs	
Noise suppression time constant at SCL, SDA inputs	t _I	-	50	ns	
Clock LOW period	t _{LOW}	1.3	-	μs	
SDA and SCL rise time	t _R	-	0.3	μs	2
SCL clock frequency	f _{SCL}	-	400	kHz	
Data-in setup time	t _{SU:DAT}	100	-	ns	
Start condition setup time	t _{SU:STA}	0.6	-	μs	3
Stop condition setup time	t _{SU:STO}	0.6	-	μs	
WRITE cycle time	t _{WRC}	-	10	ms	4

- Notes:
1. To avoid spurious start and stop conditions, a minimum delay is placed between SCL = 1 and the falling or rising edge of SDA.
 2. This parameter is sampled.
 3. For a restart condition, or following a WRITE cycle.
 4. The SPD EEPROM WRITE cycle time (t_{WRC}) is the time from a valid stop condition of a write sequence to the end of the EEPROM internal ERASE/PROGRAM cycle. During the WRITE cycle, the EEPROM bus interface circuit is disabled, SDA remains HIGH due to pull-up resistance, and the EEPROM does not respond to its slave address.

Table 30: Serial Presence-Detect Matrix

Byte	Description	Entry (Version)	2GB	4GB
0	Number of SPD bytes used by Micron	128	80	80
1	Total number of bytes in SPD device	256	08	08
2	Fundamental memory type	DDR2 SDRAM	08	08
3	Number of row addresses on assembly	14 or 15	0E	0F
4	Number of column addresses on assembly	10	0A	0A
5	DIMM height and module ranks	30mm, dual rank	61	61
6	Module data width	72	48	48
7	Reserved	0	00	00
8	Module voltage interface levels	SSTL 1.8V	05	05
9	SDRAM cycle time, t_{CK} (CL = MAX value, see byte 18)	-667 -53E	30 3D	30 3D
10	SDRAM access from clock, t_{AC} (CL = MAX value, see byte 18)	-667 -53E	45 50	45 50
11	Module configuration type	ECC	02	02
12	Refresh rate/type	7.81 μ s/SELF	82	82
13	SDRAM device width (primary SDRAM)	8	08	08
14	Error-checking SDRAM data width	8	08	08
15	MIN clock delay, back-to-back random column access	1 clock	00	00
16	Burst lengths supported	4, 8	0C	0C
17	Number of banks on SDRAM device	4 or 8	04	08
18	CAS latencies supported	-667 (5, 4, 3) -53E (4, 3)	38 18	38 18
19	Module thickness		01	01
20	DDR2 DIMM type	SODIMM	04	04
21	SDRAM module attributes	No reg, 1 PLL	04	04
22	SDRAM device attributes: weak driver (01) or 50 Ω ODT (03)	-667 -53E	03 01	03 01
23	SDRAM cycle time, t_{CK} , MAX CL - 1	-667 -53E	3D 50	3D 50
24	SDRAM access from CK, t_{AC} , MAX CL - 1	-667 -53E	45 50	45 50
25	SDRAM cycle time, t_{CK} , MAX CL - 2	-667 -53E	50 00	50 00
26	SDRAM access from CK, t_{AC} , MAX CL - 2	-667 -53E	45 00	45 00
27	MIN row precharge time, t_{RP}		3C	3C
28	MIN row active-to-row active, t_{RRD}		1E	1E
29	MIN RAS#-to-CAS# delay, t_{RCD}		3C	3C
30	MIN active-to-precharge time, t_{RAS}	-667/-53E	2D	2D
31	Module rank density	1GB or 2GB	01	02
32	Address and command setup time, t_{IS_b}	-667 -53E	20 25	20 25
33	Address and command hold time, t_{IH_b}	-667 -53E	27 37	27 37
34	Data/data mask input setup time, t_{DS_b}	-667/-53E	10	10
35	Data/data mask input hold time, t_{DH_b}	-667 -53E	17 22	17 22


Table 30: Serial Presence-Detect Matrix (continued)

Byte	Description	Entry (Version)	2GB	4GB
36	Write recovery time, t_{WR}		3C	3C
37	WRITE-to-READ command delay, t_{WTR}	-667/-53E	1E	1E
38	READ-to-PRECHARGE command delay, t_{RTP}		1E	1E
39	Memory analysis probe		00	00
40	Extension for bytes 41 and 42	-667 -53E	00 00	06 06
41	MIN active auto refresh time, t_{RC}^1	-667/-53E	3C	3C
42	MIN AUTO REFRESH to ACTIVE/AUTO REFRESH command period, t_{RFC}		69	7F
43	SDRAM device MAX cycle time, $t_{CK}(\text{MAX})$		80	80
44	SDRAM device MAX DQS-DQ skew time, t_{DQSQ}	-667 -53E	18 1E	18 1E
45	SDRAM device MAX read data hold skew factor, t_{QHS}	-667 -53E	22 28	22 28
46	PLL relock time		0F	0F
47–61	Optional features, not supported		00	00
62	SPD revision	Release 1.2	12	12
63	Checksum for bytes 0–62	-667 -53E	14 BF	5C 07
64	Manufacturer's JEDEC ID code	MICRON	2C	2C
65–71	Manufacturer's JEDEC ID code	(continued)	00	00
72	Manufacturing location	1–12	01–0C	01–0C
73–90	Module part number (ASCII)	–	Variable data	Variable data
91	PCB identification code	1–9	01–09	01–09
92	Identification code (continued)	0	00	00
93	Year of manufacture in BCD	–	Variable data	Variable data
94	Week of manufacture in BCD	–	Variable data	Variable data
95–98	Module serial number	–	Variable data	Variable data
99–127	Reserved for manufacturer-specific data		00	00
128–255	Reserved for customer-specific data		FF	FF

Notes: 1. The t_{RC} SPD values shown are JEDEC DDR2 device specification values. The actual Micron DDR2 device specification is $t_{RC} = 55\text{ns}$ for all speed grades.

Module Dimensions

Figure 5: 200-Pin DDR2 SOCDIMM



- Notes:
1. All dimensions are in millimeters (inches); MAX/MIN or typical (TYP) where noted.
 2. The dimensional diagram is for reference only. Refer to the JEDEC MO document for complete design dimensions.



8000 S. Federal Way, P.O. Box 6, Boise, ID 83707-0006, Tel: 208-368-3900

prodmktg@micron.com www.micron.com Customer Comment Line: 800-932-4992

Micron, the M logo, TwinDie, and the Micron logo are trademarks of Micron Technology, Inc. All other trademarks are the property of their respective owners.

This data sheet contains minimum and maximum limits specified over the complete power supply and temperature range for production devices. Although considered final, these specifications are subject to change, as further product development and data characterization sometimes occur.