




## SMCxxxBF

### 32MByte, 64MByte, 128MByte, 256MByte, 512MByte, 1GByte, 2GByte, and 4GByte 3.3/5V Supply CompactFlash™ Card

Preliminary Data

#### Features

- Custom-designed, highly-integrated memory controller
    - Fully compliant with CompactFlash™ specification 3.0
    - Fully compatible with PCMCIA specification
    - PC Card ATA Interface supported
    - True IDE mode compatible
    - Up to PIO mode 6 supported
    - Up to 4 Multi-Word DMA supported
    - Hardware RS-code ECC (4 Bytes/528 Bytes correction)
  - Small form factor
    - 36.4mm x 42.8mm x 3.3mm
  - Low-power CMOS technology
  - 3.3V / 5.0V power supply
  - Power saving mode (with Automatic Wake-up)
  - High reliability
    - MTBF > 3,000,000 hours
    - Data reliability: < 1 non-recoverable error per  $10^{14}$  bits read
    - Endurance: > 2,000,000 Erase/Program cycles
    - Number of card insertions/removals: >10,000
  - Hot swappable
- 

CompactFlash™
- High performance
    - Up to 23.8MB/s transfer rate
    - Sustained Write performance (host to card): 12.5MB/s
    - Sustained Read Performance (Host to Card): 19MB/s)
  - Available densities (formatted)
    - 32 MBytes to 4 GBytes
  - Operating System support
    - Standard Software Drivers operation

Table 1. Product List

Reference	Part Number	Package Form Factor	Operating Voltage Range
SMCxxxBF	SMC032BF	CF Type I	3.3V+-5%, 5V+-10%
	SMC064BF		
	SMC128BF		
	SMC256BF		
	SMC512BF		
	SMC01GBF		
	SMC02GBF		
	SMC04GBF		

# Contents

<b>1</b>	<b>Summary description</b> .....	<b>11</b>
<b>2</b>	<b>Capacity specification</b> .....	<b>13</b>
<b>3</b>	<b>Card physical</b> .....	<b>14</b>
3.1	Physical description .....	14
<b>4</b>	<b>Electrical interface</b> .....	<b>15</b>
4.1	Electrical description .....	15
4.2	Electrical Specification .....	22
4.3	Current Measurement .....	22
4.4	Additional requirements for CompactFlash Advanced Timing mode . . . .	23
<b>5</b>	<b>Command Interface</b> .....	<b>24</b>
5.1	Attribute Memory Read and Write .....	24
5.2	Common Memory Read and Write .....	26
5.3	I/O Read and Write .....	28
5.4	True IDE mode .....	30
<b>6</b>	<b>Card Configuration</b> .....	<b>33</b>
6.1	Configuration Option Register (200h in Attribute Memory) .....	34
6.1.1	SRESET .....	34
6.1.2	LevlREQ .....	34
6.1.3	Conf5 - Conf0 (Configuration Index) .....	34
6.2	Card Configuration and Status Register (202h in Attribute Memory) . . . .	35
6.2.1	Changed .....	35
6.2.2	SigChg .....	35
6.2.3	IOis8 .....	35
6.2.4	PwrDwn .....	35
6.2.5	Int .....	35
6.3	Pin Replacement Register (204h in Attribute Memory) .....	36
6.3.1	CReady .....	36
6.3.2	CWProt .....	36

6.3.3	RReady	36
6.3.4	WProt	36
6.3.5	MReady	36
6.3.6	MWProt	36
6.4	Socket and Copy Register (206h in Attribute Memory)	37
6.4.1	Drive #	37
6.4.2	X	37
6.5	Attribute Memory Function	38
6.6	I/O Transfer Function	39
6.7	Common Memory Transfer Function	40
6.8	True IDE Mode I/O Function	40
<b>7</b>	<b>Host configuration requirements</b>	<b>42</b>
<b>8</b>	<b>Software interface</b>	<b>43</b>
8.1	CF-ATA Drive Register Set Definition and Protocol	43
8.2	Memory Mapped Addressing	43
8.3	Contiguous I/O Mapped Addressing	45
8.4	I/O Primary and Secondary Address Configurations	46
8.5	True IDE Mode Addressing	47
<b>9</b>	<b>CF-ATA registers</b>	<b>48</b>
9.1	Data Register	48
9.2	Error Register	49
9.2.1	Bit 7 (BBK)	49
9.2.2	Bit 6 (UNC)	49
9.2.3	Bit 5	49
9.2.4	Bit 4 (IDNF)	49
9.2.5	Bit 3	49
9.2.6	Bit 2 (Abort)	49
9.2.7	Bit 1	49
9.2.8	Bit 0 (AMNF)	49
9.3	Feature Register	50
9.4	Sector Count Register	50
9.5	Sector Number (LBA 7-0) Register	50

9.6	Cylinder Low (LBA 15-8) Register .....	50
9.7	Cylinder High (LBA 23-16) Register .....	50
9.8	Drive/Head (LBA 27-24) Register .....	51
9.8.1	Bit 7 .....	51
9.8.2	Bit 6 (LBA) .....	51
9.8.3	Bit 5 .....	51
9.8.4	Bit 4 (DRV) .....	51
9.8.5	Bit 3 (HS3) .....	51
9.8.6	Bit 2 (HS2) .....	51
9.8.7	Bit 1 (HS1) .....	51
9.8.8	Bit 0 (HS0) .....	51
9.9	Status & Alternate Status Registers .....	52
9.9.1	Bit 7 (BUSY) .....	52
9.9.2	Bit 6 (RDY) .....	52
9.9.3	Bit 5 (DWF) .....	52
9.9.4	Bit 4 (DSC) .....	52
9.9.5	Bit 3 (DRQ) .....	52
9.9.6	Bit 2 (CORR) .....	52
9.9.7	Bit 1 (IDX) .....	52
9.9.8	Bit 0 (ERR) .....	53
9.10	Device Control Register .....	53
9.10.1	Bit 7 to 3 .....	53
9.10.2	Bit 2 (SW Rst) .....	53
9.10.3	Bit 1 (-IE <sub>n</sub> ) .....	53
9.10.4	Bit 0 .....	53
9.11	Card (Drive) Address Register .....	54
9.11.1	Bit 7 .....	54
9.11.2	Bit 6 (-WTG) .....	54
9.11.3	Bit 5 (-HS3) .....	54
9.11.4	Bit 4 (-HS2) .....	54
9.11.5	Bit 3 (-HS1) .....	54
9.11.6	Bit 2 (-HS0) .....	54
9.11.7	Bit 1 (-nDS1) .....	54
9.11.8	Bit 0 (-nDS0) .....	54
<b>10</b>	<b>CF-ATA command description .....</b>	<b>55</b>

10.1	Check Power Mode (98h or E5h)	56
10.2	Execute Drive Diagnostic (90h)	57
10.3	Erase Sector(s) (C0h)	58
10.4	Identify Drive (ECh)	58
10.4.1	Word 0: General Configuration	58
10.4.2	Word 1: Default Number of Cylinders	58
10.4.3	Word 3: Default Number of Heads	58
10.4.4	Word 6: Default Number of Sectors per Track	59
10.4.5	Word 7-8: Number of Sectors per Card	59
10.4.6	Word 10-19: Memory Card Serial Number	59
10.4.7	Word 23-26: Firmware Revision	59
10.4.8	Word 27-46: Model Number	59
10.4.9	Word 47: Read/Write Multiple Sector Count	59
10.4.10	Word 49: Capabilities	59
10.4.11	Word 51: PIO Data Transfer Cycle Timing Mode	59
10.4.12	Word 53: Translation Parameter Valid	59
10.4.13	Word 54-56: Current Number of Cylinders, Heads, Sectors/Track	59
10.4.14	Word 57-58: Current Capacity	60
10.4.15	Word 59: Multiple Sector Setting	60
10.4.16	Word 60-61: Total Sectors Addressable in LBA Mode	60
10.4.17	Word 63: Multi-Word DMA transfer	60
10.4.18	Word 64: Advanced PIO transfer modes supported	61
10.4.19	Word 65: Minimum Multi-Word DMA transfer cycle time	61
10.4.20	Word 66: Recommended Multi-Word DMA transfer cycle time	61
10.4.21	Word 67: Minimum PIO transfer cycle time without flow control	61
10.4.22	Word 68: Minimum PIO transfer cycle time with IORDY	61
10.4.23	Word 163: Advanced True IDE Timing mode capabilities and settings	62
10.4.24	Word 164: Advanced PCMCIA I/O and Memory Timing modes capabilities and settings	62
10.5	Idle (97h or E3h)	64
10.6	Idle Immediate (95h or E1h)	65
10.7	Initialize Drive Parameters (91h)	65
10.8	NOP (00h)	66
10.9	Read Buffer (E4h)	66
10.10	Read DMA (C8h)	67
10.11	Read Multiple (C4h)	68

---

10.12	Read Sector(s) (20h or 21h) . . . . .	69
10.13	Read Verify Sector(s) (40h or 41h) . . . . .	69
10.14	Recalibrate (1Xh) . . . . .	70
10.15	Request Sense (03h) . . . . .	71
10.16	Seek (7Xh) . . . . .	72
10.17	Set Features (EFh) . . . . .	72
10.18	Set Multiple Mode (C6h) . . . . .	74
10.19	Set Sleep Mode (99h or E6h) . . . . .	74
10.20	Standby (96h or E2) . . . . .	75
10.21	Standby Immediate (94h or E0h) . . . . .	75
10.22	Translate Sector (87h) . . . . .	76
10.23	Wear Level (F5h) . . . . .	77
10.24	Write Buffer (E8h) . . . . .	77
10.25	Write DMA (CAh) . . . . .	78
10.26	Write Multiple Command (C5h) . . . . .	79
10.27	Write Multiple without Erase (CDh) . . . . .	80
10.28	Write Sector(s) (30h or 31h) . . . . .	80
10.29	Write Sector(s) without Erase (38h) . . . . .	81
10.30	Write Verify (3Ch) . . . . .	82
<b>11</b>	<b>CIS information (typical) . . . . .</b>	<b>83</b>
<b>12</b>	<b>Package mechanical . . . . .</b>	<b>88</b>
<b>13</b>	<b>Part numbering . . . . .</b>	<b>89</b>
<b>14</b>	<b>Revision history . . . . .</b>	<b>90</b>

## List of tables

Table 1.	Product List . . . . .	2
Table 2.	System Performance . . . . .	12
Table 3.	Current Consumption . . . . .	12
Table 4.	Environmental Specifications . . . . .	12
Table 5.	Physical Dimensions . . . . .	12
Table 6.	CF capacity specification . . . . .	13
Table 7.	System Reliability and Maintenance . . . . .	13
Table 8.	Pin Assignment and Pin Type . . . . .	15
Table 9.	Signal Description . . . . .	17
Table 10.	Absolute Maximum Conditions . . . . .	22
Table 11.	Input Power . . . . .	22
Table 12.	Input Leakage Current . . . . .	22
Table 13.	Input Characteristics . . . . .	23
Table 14.	Output Drive Type . . . . .	23
Table 15.	Output Drive Characteristics . . . . .	23
Table 16.	Attribute Memory Read timing . . . . .	24
Table 17.	Configuration Register (Attribute Memory) Write timing . . . . .	25
Table 18.	Common Memory Read timing . . . . .	26
Table 19.	Common Memory Write timing . . . . .	27
Table 20.	I/O Read timing . . . . .	28
Table 21.	I/O Write timing . . . . .	29
Table 22.	True IDE PIO mode Read/Write timing . . . . .	31
Table 23.	True IDE Multi-Word DMA Mode Read/Write timing . . . . .	32
Table 24.	CompactFlash Memory Card Registers and Memory Space Decoding . . . . .	33
Table 25.	CompactFlash Memory Card Configuration Registers Decoding . . . . .	34
Table 26.	Configuration Option Register (default value: 00h) . . . . .	34
Table 27.	CompactFlash Memory Card Configurations . . . . .	35
Table 28.	Card Configuration and Status Register (default value: 00h) . . . . .	36
Table 29.	Pin Replacement Register (default value: 0Ch) . . . . .	36
Table 30.	Pin Replacement Changed Bit/Mask Bit Values . . . . .	37
Table 31.	Socket and Copy Register (default value: 00h) . . . . .	37
Table 32.	Attribute Memory Function . . . . .	38
Table 33.	I/O Function . . . . .	39
Table 34.	Common Memory Function . . . . .	40
Table 35.	True IDE Mode I/O Function . . . . .	40
Table 36.	I/O Configurations . . . . .	43
Table 37.	Memory Mapped Decoding . . . . .	44
Table 38.	Contiguous I/O Decoding . . . . .	45
Table 39.	Primary and Secondary I/O Decoding . . . . .	46
Table 40.	True IDE Mode I/O Decoding . . . . .	47
Table 41.	Data Register Access (Memory and I/O mode) . . . . .	48
Table 42.	Data Register Access (True IDE mode) . . . . .	49
Table 43.	Error Register . . . . .	50
Table 44.	Drive/Head Register . . . . .	52
Table 45.	Status & Alternate Status Register . . . . .	53
Table 46.	Device Control Register . . . . .	53
Table 47.	Card (Drive) Address Register . . . . .	54
Table 48.	CF-ATA Command Set . . . . .	55



Table 49.	Check Power Mode	56
Table 50.	Execute Drive Diagnostic	57
Table 51.	Diagnostic Codes	57
Table 52.	Erase Sector(s)	58
Table 53.	Identify Drive	62
Table 54.	Identify Drive Information	63
Table 55.	Idle	64
Table 56.	Idle Immediate	65
Table 57.	Initialize Drive Parameters	65
Table 58.	NOP	66
Table 59.	Read Buffer	66
Table 60.	Read DMA	67
Table 61.	Read Multiple	68
Table 62.	Read Sector(s)	69
Table 63.	Read Verify Sector(s)	70
Table 64.	Recalibrate	70
Table 65.	Request Sense	71
Table 66.	Extended Error Codes	71
Table 67.	Seek	72
Table 68.	Set Features	73
Table 69.	Features Supported	73
Table 70.	Transfer Mode Values	73
Table 71.	Set Multiple Mode	74
Table 72.	Set Sleep Mode	75
Table 73.	Standby	75
Table 74.	Standby Immediate	76
Table 75.	Translate Sector	76
Table 76.	Translate Sector Information	76
Table 77.	Wear level	77
Table 78.	Write Buffer	77
Table 79.	Write DMA	78
Table 80.	Write Multiple	79
Table 81.	Write Multiple without Erase	80
Table 82.	Write Sector(s)	81
Table 83.	Write Sector(s) without Erase	81
Table 84.	Write Verify	82
Table 85.	Ordering Information Scheme	89
Table 86.	Document Revision History	90

## List of figures

Figure 1.	CompactFlash Memory Card Block Diagram . . . . .	14
Figure 2.	Attribute Memory Read waveforms . . . . .	24
Figure 3.	Configuration Register (Attribute Memory) Write waveforms . . . . .	25
Figure 4.	Common Memory Read waveforms . . . . .	26
Figure 5.	Common Memory Write waveforms . . . . .	27
Figure 6.	I/O Read waveforms . . . . .	28
Figure 7.	I/O Write waveforms . . . . .	29
Figure 8.	True IDE PIO mode Read/Write waveforms . . . . .	30
Figure 9.	True IDE Multi-Word DMA Mode Read/Write waveforms . . . . .	32
Figure 10.	Type I CompactFlash Memory Card Dimensions . . . . .	88

# 1 Summary description

The CompactFlash is a small form factor non-volatile memory card which provides high capacity data storage. Its aim is to capture, retain and transport data, audio and images, facilitating the transfer of all types of digital information between a large variety of digital systems.

The Card operates in three basic modes:

- PCMCIA I/O mode
- PCMCIA memory mode
- True IDE mode

The CompactFlash also supports Advanced Timing modes. Advanced Timing modes are PCMCIA style I/O modes that are 100ns or faster, PCMCIA Memory modes that are 100ns or faster, True IDE PIO Modes 5,6 and Multi-Word DMA Modes 3,4.

It conforms to the PC Card Specification when operating in the PCMCIA I/O mode, and in the PCMCIA Memory mode (Personal Computer Memory Card International Association standard, JEIDA in Japan), and to the ATA specification when operating in True IDE Mode. CompactFlash Cards can be used with passive adapters in a PC-Card Type II or Type III socket.

The Card has an internal intelligent controller which manages interface protocols, data storage and retrieval as well as hardware RS-code Error Correction Code (ECC), defect handling, diagnostics and clock control. Once the Card has been configured by the host, it behaves as a standard ATA (IDE) disk drive. The hardware RS-code ECC allows to detect and correct 4 Bytes per 528 Bytes.

The Card has a super Cap on  $V_{CC}$  and a powerful power-loss management feature to prevent data corruption after power-down.

The specification has been realized and approved by the CompactFlash Association (CFA). This non-proprietary specification enables users to develop CF products that function correctly and are compatible with future CF design.

The system highlights are shown in [Table 2](#), [Table 3](#), [Table 4](#), [Table 5](#), [Table 6](#) and [Table 7](#).

## Related Documentation

- PCMCIA PC Card Standard, 1995
- PCMCIA PC Card ATA Specification, 1995
- AT Attachment Interface Document, American National Standards Institute, X3.221-1994
- CF+ and CompactFlash Specification Revision 3.0

**Table 2. System Performance**

System Performance		Max.	Unit
Sleep to write		0.07	ms
Sleep to read		0.26	ms
Power up to Ready		150	ms
Data transfer Rate (burst)		23.8 (162X) <sup>(1)</sup>	MB/s
Sustained Read		19 (130X) <sup>(1)</sup>	MB/s
Sustained Write		12.5(85X) <sup>(1)</sup>	MB/s
Command to DRQ	Read	180	μs
	Write	85	

1. 162X, 130X and 85X, speed grade markings where 1X = 150 KBytes/s. All values are measured for an ambient temperature of 25°C. They refer to the 1GByte CompactFlash Card in PIO mode 6, cycle time 80ns, File size = 20 MB sequential; sector count = 256.

**Table 3. Current Consumption<sup>(1)</sup>**

Current Consumption (typ)	3.3V	5V	Unit
Read	29	50	mA
Write	65	76	mA
Standby	0.9	1.8	mA
Sleep Mode	0.9	1.8	mA

1. All values are typical at 25° C and nominal supply voltage and refer to 1GByte CompactFlash Card, operating in PIO mode.

**Table 4. Environmental Specifications**

Environmental Specifications	Operating	Non-Operating
Temperature	-40 to 85°C	-50 to 100°C
Humidity (non-condensing)	N/A	85% RH, at 85°C
Salt Water Spray	N/A	3% NaCl at 35°C <sup>(1)</sup>
Vibration (peak -to-peak)	N/A	30Gmax.
Shock	N/A	3,000Gmax.

1. MIL STD METHOD 1009

**Table 5. Physical Dimensions**

Physical Dimensions		Unit
Width	42.8	mm
Height	36.4	mm
Thickness	3.3	mm
Weight (typ.)	10	g

## 2 Capacity specification

This section [Table 6](#) shows the specific capacity for the various CF models and the default number of heads, sector/tracks and cylinders.

**Table 6. CF capacity specification**

Part Number	Capacity	Default_cylinders	Default_heads	Default_sectors_track	Sectors_card	Total addressable capacity (Byte)
SMC032BF	32MB	490	4	32	62,720	32,112,640
SMC064BF	64MB	490	8	32	125,440	64,225,280
SMC128BF	128MB	980	8	32	250,880	128,450,560
SMC256BF	256MB	980	16	32	501,760	256,901,120
SMC512BF	512MB	993	16	63	1,000,944	512,483,328
SMC01GBF	1GB	1,986	16	63	2,001,888	1,024,966,656
SMC02GBF	2GB	3,970	16	63	4,001,760	2,048,901,120
SMC04GBF	4GB	7,964	16	63	8,027,712	4,110,188,544

**Table 7. System Reliability and Maintenance**

<b>MTBF (at 25°C)</b>	> 3,000,000 hours
<b>Insertions/Removals</b>	> 10,000
<b>Preventive Maintenance</b>	None
<b>Data Reliability</b>	< 1 Non-Recoverable Error per 10 <sup>14</sup> bits Read
<b>Endurance</b>	0 +70 C > 2000000 Erase/Program Cycles <sup>(1)</sup>
	-40 +85 C > 600000 Erase/Program Cycles <sup>(1)</sup>

1. Dependent on final system qualification data.


## 3 Card physical

### 3.1 Physical description

The CompactFlash Memory Card contains a single chip controller and Flash memory module(s). The controller interfaces with a host system allowing data to be written to and read from the Flash memory module(s). [Figure 1](#) shows the Block Diagram of the CompactFlash Memory Card.

The Card is offered in a Type I package with a 50-pin connector consisting of two rows of 25 female contacts on 50 mil (1.27mm) centers. [Figure 10](#) shows Type I Card Dimensions.

**Figure 1. CompactFlash Memory Card Block Diagram**



## 4 Electrical interface

### 4.1 Electrical description

The CompactFlash Memory Card operates in three basic modes:

- PC Card ATA using I/O Mode
- PC Card ATA using Memory Mode
- True IDE Mode, which is compatible with most disk drives

The signal/pin assignments are listed in [Table 8](#) Low active signals have a '-' prefix. Pin types are Input, Output or Input/Output.

The configuration of the Card is controlled using the standard PCMCIA configuration registers starting at address 200h in the Attribute Memory space of the memory card.

[Table 9](#) describes the I/O signals. Inputs are signals sourced from the host while Outputs are signals sourced from the Card. The signals are described for each of the three operating modes.

All outputs from the Card are totem pole except the data bus signals that are bi-directional tri-state. Refer to the section titled "Electrical Specifications" for definitions of Input and Output type.

**Table 8. Pin Assignment and Pin Type**

Pin Num	PC Card Memory Mode			PC Card I/O Mode			True IDE Mode		
	Signal Name	Pin Type	In, Out Type	Signal Name	Pin Type	In, Out Type	Signal Name	Pin Type	In, Out Type
1	GND		Ground	GND		Ground	GND		Ground
2	D03	I/O	I1Z,OZ3	D03	I/O	I1Z,OZ3	D03	I/O	I1Z,OZ3
3	D04	I/O	I1Z,OZ3	D04	I/O	I1Z,OZ3	D04	I/O	I1Z,OZ3
4	D05	I/O	I1Z,OZ3	D05	I/O	I1Z,OZ3	D05	I/O	I1Z,OZ3
5	D06	I/O	I1Z,OZ3	D06	I/O	I1Z,OZ3	D06	I/O	I1Z,OZ3
6	D07	I/O	I1Z,OZ3	D07	I/O	I1Z,OZ3	D07	I/O	I1Z,OZ3
7	-CE1	I	I3U	-CE1	I	I3U	-CS0	I	I3Z
8	A10	I	I1Z	A10	I	I1Z	A10 <sup>(2)</sup>	I	I1Z
9 <sup>(1)</sup>	-OE	I	I3U	-OE	I	I3U	-ATASEL	I	I3U
10	A09	I	I1Z	A09	I	I1Z	A09 <sup>(2)</sup>	I	I1Z
11	A08	I	I1Z	A08	I	I1Z	A08 <sup>(2)</sup>	I	I1Z
12	A07	I	I1Z	A07	I	I1Z	A07 <sup>(2)</sup>	I	I1Z
13	V <sub>CC</sub>		Power	V <sub>CC</sub>		Power	V <sub>CC</sub>		Power
14	A06	I	I1Z	A06	I	I1Z	A06 <sup>(2)</sup>	I	I1Z
15	A05	I	I1Z	A05	I	I1Z	A05 <sup>(2)</sup>	I	I1Z
16	A04	I	I1Z	A04	I	I1Z	A04 <sup>(2)</sup>	I	I1Z

Table 8. Pin Assignment and Pin Type (continued)

Pin Num	PC Card Memory Mode			PC Card I/O Mode			True IDE Mode		
	Signal Name	Pin Type	In, Out Type	Signal Name	Pin Type	In, Out Type	Signal Name	Pin Type	In, Out Type
17	A03	I	I1Z	A03	I	I1Z	A03 <sup>(2)</sup>	I	I1Z
18	A02	I	I1Z	A02	I	I1Z	A02	I	I1Z
19	A01	I	I1Z	A01	I	I1Z	A01	I	I1Z
20	A00	I	I1Z	A00	I	I1Z	A00	I	I1Z
21	D00	I/O	I1Z,OZ3	D00	I/O	I1Z,OZ3	D00	I/O	I1Z,OZ3
22	D01	I/O	I1Z,OZ3	D01	I/O	I1Z,OZ3	D01	I/O	I1Z,OZ3
23	D02	I/O	I1Z,OZ3	D02	I/O	I1Z,OZ3	D02	I/O	I1Z,OZ3
24	WP	O	OT3	-IOIS16	O	OT3	-IOIS16	O	ON3
25	-CD2	O	Ground	-CD2	O	Ground	-CD2	O	Ground
26	-CD1	O	Ground	-CD1	O	Ground	-CD1	O	Ground
27	D11 <sup>(3)</sup>	I/O	I1Z,OZ3	D11 <sup>(3)</sup>	I/O	I1Z,OZ3	D11 <sup>(3)</sup>	I/O	I1Z,OZ3
28	D12 <sup>(3)</sup>	I/O	I1Z,OZ3	D12 <sup>(3)</sup>	I/O	I1Z,OZ3	D12 <sup>(3)</sup>	I/O	I1Z,OZ3
29	D13 <sup>(3)</sup>	I/O	I1Z,OZ3	D13 <sup>(3)</sup>	I/O	I1Z,OZ3	D13 <sup>(3)</sup>	I/O	I1Z,OZ3
30	D14 <sup>(3)</sup>	I/O	I1Z,OZ3	D14 <sup>(3)</sup>	I/O	I1Z,OZ3	D14 <sup>(3)</sup>	I/O	I1Z,OZ3
31	D15 <sup>(3)</sup>	I/O	I1Z,OZ3	D15 <sup>(3)</sup>	I/O	I1Z,OZ3	D15 <sup>(3)</sup>	I/O	I1Z,OZ3
32	-CE2 <sup>(3)</sup>	I	I3U	-CE2 <sup>(3)</sup>	I	I3U	-CS1 <sup>(3)</sup>	I	I3Z
33	-VS1	O	Ground	-VS1	O	Ground	-VS1	O	Ground
34	-IORD	I	I3U	-IORD	I	I3U	-IORD	I	I3Z
35	-IOWR	I	I3U	-IOWR	I	I3U	-IOWR	I	I3Z
36	-WE	I	I3U	-WE	I	I3U	-WE <sup>(4)</sup>	I	I3U
37	READY	O	OT1	-IREQ	O	OT1	INTRQ	O	OZ1
38	V <sub>CC</sub>		Power	V <sub>CC</sub>		Power	V <sub>CC</sub>		Power
39	-CSEL <sup>(5)(3)</sup>	I	I2Z	-CSEL <sup>(5)</sup>	I	I2Z	-CSEL <sup>(5)</sup>	I	I2U
40	-VS2	O	OPEN	-VS2	O	OPEN	-VS2	O	OPEN
41	RESET	I	I2Z	RESET	I	I2Z	-RESET	I	I2Z
42	-WAIT	O	OT1	-WAIT	O	OT1	IORDY	O	ON1
43	-INPACK	O	OT1	-INPACK	O	OT1	DMARQ	O	OZ1
44	-REG	I	I3U	-REG	I	I3U	-DMACK <sup>(6)</sup>	I	I3U
45	BVD2	I/O	I1U,OT1	-SPKR	I/O	I1U,OT1	-DASP	I/O	I1U,ON1
46	BVD1	I/O	I1U,OT1	-STSCHG	I/O	I1U,OT1	-PDIAG	I/O	I1U,ON1
47	D08 <sup>(3)</sup>	I/O	I1Z,OZ3	D08 <sup>(3)</sup>	I/O	I1Z,OZ3	D08 <sup>(3)</sup>	I/O	I1Z,OZ3
48	D09 <sup>(3)</sup>	I/O	I1Z,OZ3	D09 <sup>(3)</sup>	I/O	I1Z,OZ3	D09 <sup>(3)</sup>	I/O	I1Z,OZ3



**Table 8. Pin Assignment and Pin Type (continued)**

Pin Num	PC Card Memory Mode			PC Card I/O Mode			True IDE Mode		
	Signal Name	Pin Type	In, Out Type	Signal Name	Pin Type	In, Out Type	Signal Name	Pin Type	In, Out Type
49	D10 <sup>(3)</sup>	I/O	I1Z,OZ3	D10 <sup>(3)</sup>	I/O	I1Z,OZ3	D10 <sup>(3)</sup>	I/O	I1Z,OZ3
50	GND		Ground	GND		Ground	GND		Ground

1. For True IDE Mode, pin 9 is grounded.
2. The signal should be grounded by the host.
3. These signals are required only for 16 bit accesses and not required when installed in 8 bit systems. Devices should allow for 3-state signals not to consume current.
4. The signal should be tied to  $V_{CC}$  by the host.
5. The -CSEL signal is ignored by the Card in PC Card modes. However, because it is not pulled up on the Card in these modes it should not be left floating by the host in PC Card modes. In these modes, the pin is normally connected by the host to PC Card A25 or grounded by the host.
6. When the device does not operate in DMA mode, the signal should be held High or tied to  $V_{CC}$  by the host. To ensure proper operation with older hosts when DMA mode is disabled, the Card should ignore the -DMACK signal.

**Table 9. Signal Description**

Signal Name	Dir.	Pin	Description
A10 to A0 (PC Card Memory Mode)	I	8,10,11,12, 14,15,16,17, 18,19,20	Used (with -REG) to select: the I/O port address registers, the memory mapped port address registers, a Byte in the Card information structure and its configuration control and status registers.
A10 to A0 (PC Card I/O Mode)			Same as PC Card Memory Mode
A2 to A0 (True IDE Mode)			Only A2 to A0 are used to select the one of eight registers in the Task File, the remaining lines should be grounded.
BVD1 (PC Card Memory Mode)	I/O	46	The battery voltage status of the Card, as no battery is required it is asserted High.
-STSCHG (PC Card I/O Mode)			Alerts the host to changes in the READY and Write Protect states. Its use is controlled by the Card Configuration and Status Register.
-PDIAG (True IDE Mode)			The Pass Diagnostic signal in the Master/Slave handshake protocol.
BVD2 (PC Card Memory Mode)	I/O	45	The battery voltage status of the Card, as no battery is required it is asserted High.
-SPKR (PC Card I/O Mode)			The Binary Audio output from the Card. It is asserted High as audio functions are not supported.
-DASP (True IDE Mode)			This input/output is the Disk Active/Slave Present signal in the Master/Slave handshake protocol.

Table 9. Signal Description (continued)

Signal Name	Dir.	Pin	Description
D15-D00 (PC Card Memory Mode)	I/O	31,30,29,28, 27,49,48,47, 6,5,4,3,2, 23,22,21	Carry the Data, Commands and Status information between the host and the controller. D00 is the LSB of the Even Byte of the Word. D08 is the LSB of the Odd Byte of the Word.
D15-D00 (PC Card I/O Mode)			Same as PC Card Memory Mode.
D15-D00 (True IDE Mode)			All Task File operations occur in Byte mode on D00 to D07 while all data transfers are 16 bit using D00 to D15.
GND (PC Card Memory Mode)		1,50	Ground.
GND (PC Card I/O Mode)			Same for all modes.
GND (True IDE Mode)			Same for all modes.
-INPACK (PC Card Memory Mode)	O	43	Not used, should not be connected to the host.
-INPACK (PC Card I/O Mode)			The Input Acknowledge is asserted when the Card is selected and responding to an I/O read cycle at the current address on the bus. It is used by the host to control the enable of any input data buffers between the Card and CPU.
DMARQ (True IDE Mode)			The DMARQ input signal is used to request a DMA data transfer between the host and the Card. It is asserted to notify that the Card is ready to transfer data to or from the host. For Multi-Word DMA transfers, the direction of data transfer is controlled by -IORD and -IOWR. DMARQ is used in conjunction with -DMACK to perform handshaking: the Card waits until -DMACK has been asserted by the host to de-assert DMARQ, and re-assert it again if there is still data to be transferred (see <a href="#">Section 10.10</a> ). DMARQ is not driven when the Card is not selected. If the host does not support DMA mode, DMARQ should be left unconnected.
-IORD (PC Card Memory Mode)	I	34	Not used.
-IORD (PC Card I/O Mode)			I/O Read strobe generated by the host. It gates I/O data onto the bus.
-IORD (True IDE Mode)			Same as PC Card I/O Mode.

Table 9. Signal Description (continued)

Signal Name	Dir.	Pin	Description
-CD1, -CD2 (PC Card Memory Mode)	O	26,25	These are connected to ground on the Card. They are used by the host to determine that the Card is fully inserted into its socket.
-CD1, -CD2 (PC Card I/O Mode)			Same for all modes.
-CD1, -CD2 (True IDE Mode)			Same for all modes.
-CE1, -CE2 (PC Card Memory Mode)	I	7,32	Used to select the Card and to indicate whether a Byte or a Word operation is being performed. -CE2 accesses the odd Byte, -CE1 accesses the even Byte or the odd Byte depending on A0 and -CE2. A multiplexing scheme based on A0, -CE1, -CE2 allows 8 bit hosts to access all data on D0 to D7.
-CE1, -CE2 (PC Card I/O Mode)			Same as PC Card Memory Mode.
-CS0, -CS1 (True IDE Mode)			-CS0 is the chip select for the task file registers, while -CS1 selects the Alternate Status Register and the Device Control Register. When -DMACK is asserted, -CS0 and -CS1 must be de-asserted and data width is 16 bits.
-CSEL (PC Card Memory Mode)			Not used.
-CSEL (PC Card I/O Mode)	I	39	Not used.
-CSEL (True IDE Mode)			This internally pulled up signal is used to configure the Card as a Master or Slave. When grounded it is configured as a Master, when open it is configured as a Slave.
-IOWR (PC Card Memory Mode)	I	35	Not used.
-IOWR (PC Card I/O Mode)			The I/O Write strobe pulse is used to clock I/O data on the bus into the Card controller registers. Clocking occurs on the rising edge.
-IOWR (True IDE Mode)			Same as PC Card I/O Mode.
-OE (PC Card Memory Mode)	I	9	This is an Output Enable strobe generated by the host interface. It reads data and the CIS and configuration registers.
-OE (PC Card I/O Mode)			Reads the CIS and configuration registers.
-ATASEL (True IDE Mode)			This input signal must be driven Low to enable True IDE mode.

Table 9. Signal Description (continued)

Signal Name	Dir.	Pin	Description
READY (PC Card Memory Mode)	O	37	Indicates whether the Card is busy (Low), or ready to accept a new data transfer operation (High). The Host socket must provide a pull-up resistor. At power up and Reset, the READY signal is held Low until the commands are completed. No access should be made during this time. The READY signal is held High whenever the Card has been powered up with RESET continuously disconnected or asserted.
–IREQ (PC Card I/O Mode)			Interrupt Request. It is strobed Low to generate a pulse mode interrupt or held Low for a level mode interrupt.
INTRQ (True IDE Mode)			Active High Interrupt Request to the host.
–REG (PC Card Memory Mode)	I	44	Used to distinguish between Common Memory and Register (Attribute) Memory accesses. High for Common Memory, Low for Attribute Memory.
–REG (PC Card I/O Mode)			Must be Low during I/O Cycles when the I/O address is on the Bus.
–DMACK (True IDE Mode)			The –DMACK input signal is used to acknowledge DMA transfers. It is asserted by the host in response to DMARQ to initiate the transfer. When DMA mode is disabled, the Card should ignore the –DMACK signal. If the host does not support DMA mode, but only True IDE mode, this signal should be driven High or tied to V <sub>CC</sub> by the host.
RESET (PC Card Memory Mode)	I	41	Resets the Card (active High). The Card is Reset at power up only if this pin is left High or unconnected.
RESET (PC Card I/O Mode)			Same as PC Card Memory Mode.
–RESET (True IDE Mode)			Hardware Reset from the host (active Low).
V <sub>CC</sub> (PC Card Memory Mode)		13,38	+5V, +3.3V power.
V <sub>CC</sub> (PC Card I/O Mode)			Same for all modes.
V <sub>CC</sub> (True IDE Mode)			Same for all modes.

Table 9. Signal Description (continued)

Signal Name	Dir.	Pin	Description
-VS1, -VS2 (PC Card Memory Mode)	O	33,40	Voltage Sense Signals.-VS1 is grounded so that the CIS can be read at 3.3 volts and -VS2 is reserved by PCMCIA for a secondary voltage.
-VS1, -VS2 (PC Card I/O Mode)			Same for all modes.
-VS1, -VS2 (True IDE Mode)			Same for all modes.
-WAIT (PC Card Memory Mode)	O	42	ST CF does not assert the WAIT (IORDY) signal
-WAIT (PC Card I/O Mode)			
IORDY (True IDE Mode)			
-WE (PC Card Memory Mode)	I	36	Driven by the host to strobe memory write data to the registers.
-WE (PC Card I/O Mode)			Used for writing to the configuration registers.
-WE (True IDE Mode)			Not used, should be connected to V <sub>CC</sub> by the host.
WP (PC Card Memory Mode)	O	24	No write protect switch available. It is held Low after the completion of the reset initialization sequence.
-IOIS16 (PC Card I/O Mode)			Used for the 16 bit Port (-IOIS16) function. Low indicates that a 16 bit or odd Byte only operation can be performed at the addressed port.
-IOCS16 (True IDE Mode)			Asserted Low when the Card is expecting a Word data transfer cycle.

## 4.2 Electrical Specification

[Table 10](#) defines the DC Characteristics for the CompactFlash Memory Card. Unless otherwise stated, conditions are:

- $V_{CC} = 5V \pm 10\%$
- $V_{CC} = 3.3V \pm 5\%$
- $-40\text{ }^{\circ}\text{C}$  to  $85\text{ }^{\circ}\text{C}$

[Table 11](#) shows that the Card operates correctly in both the voltage ranges and that the current requirements must not exceed the maximum limit shown.

**Table 10. Absolute Maximum Conditions**

Parameter	Symbol	Conditions
Input Power	$V_{CC}$	$-0.3V$ to $6.5V$
Voltage on any pin except $V_{CC}$ with respect to GND	$V$	$-0.5V$ to $V_{CC} + 0.5V$

**Table 11. Input Power**

Voltage	Maximum Average RMS Current	Measurement Conditions
$3.3V \pm 5\%$	85	$-40$ to $+85\text{ }^{\circ}\text{C}$
$5V \pm 10\%$	100	$-40$ to $+85\text{ }^{\circ}\text{C}$

## 4.3 Current Measurement

The current is measured by connecting an amp meter in series with the  $V_{CC}$  supply. The meter should be set to the 2A scale range, and have a fast current probe with an RC filter with a time constant of 0.1ms. Current measurements are taken while looping on a data transfer command with a sector count of 128. Current consumption values for both read and write commands are not to exceed the Maximum Average RMS Current specified in [Table 11](#). [Table 12](#) shows the Input Leakage Current, [Table 11](#) the Input Characteristics, [Table 13](#) the Output Drive Type and [Table 15](#) the Output Drive Characteristics.

**Table 12. Input Leakage Current<sup>(1)</sup>**

Type	Parameter	Symbol	Conditions	Min.	Typ.	Max.	Units
IxZ	Input Leakage Current	IL	$V_{IH} = V_{CC}$	-1		1	$\mu\text{A}$
			$V_{IL} = \text{GND}$				
IxU	Pull Up Resistor	RPU1	$V_{CC} = 5.0V$	50		500	$\text{k}\Omega$
IxD	Pull Down Resistor	RPD1	$V_{CC} = 5.0V$	50		500	$\text{k}\Omega$

1. x refers to the characteristics described in [Table 13](#) For example, I1U indicates a pull up resistor with a type 1 input characteristic.

Table 13. Input Characteristics

Type	Parameter	Symbol	Min.	Typ.	Max.	Min.	Typ.	Max.	Units
			V <sub>CC</sub> = 3.3V			V <sub>CC</sub> = 5.0V			
1	Input Voltage CMOS	V <sub>IH</sub>	2.4			3.3			V
		V <sub>IL</sub>			0.6			0.8	
2	Input Voltage CMOS	V <sub>IH</sub>	1.5			2.0			V
		V <sub>IL</sub>			0.6			0.8	
3	Input Voltage CMOS Schmitt Trigger	V <sub>TH</sub>		1.8			2.8		V
		V <sub>TL</sub>		1.0			2.0		

Table 14. Output Drive Type<sup>(1)</sup>

Type	Output Type	Valid Conditions
OTx	Totem pole	I <sub>OH</sub> & I <sub>OL</sub>
OZx	Tri-State N-P Channel	I <sub>OH</sub> & I <sub>OL</sub>
OPx	P-Channel Only	I <sub>OH</sub> Only
ONx	N-Channel Only	I <sub>OL</sub> Only

1. x refers to the characteristics described in Table 15 For example, OT3 refers to totem pole output with a type 3 output drive characteristic.

Table 15. Output Drive Characteristics

Type	Parameter	Symbol	Conditions	Min.	Typ.	Max.	Units
1	Output Voltage	V <sub>OH</sub>	I <sub>OH</sub> = -4mA	V <sub>CC</sub> - 0.8V			V
		V <sub>OL</sub>	I <sub>OL</sub> = 4mA			Gnd + 0.4V	
2	Output Voltage	V <sub>OH</sub>	I <sub>OH</sub> = -4mA	V <sub>CC</sub> - 0.8V			V
		V <sub>OL</sub>	I <sub>OL</sub> = 4mA			Gnd + 0.4V	
3	Output Voltage	V <sub>OH</sub>	I <sub>OH</sub> = -4mA	V <sub>CC</sub> - 0.8V			V
		V <sub>OL</sub>	I <sub>OL</sub> = 4mA			Gnd + 0.4V	
X	Tri-State Leakage Current	I <sub>OZ</sub>	V <sub>OL</sub> = Gnd	-10		10	μA
			V <sub>OH</sub> = V <sub>CC</sub>				

## 4.4 Additional requirements for CompactFlash Advanced Timing mode

When operating in a CompactFlash Advanced timing mode, the following conditions must be respected:

- Only one CompactFlash Card must be connected to the CompactFlash bus.
- The load capacitance (cable included) for all signals must be lower than 40pF.
- The cable length must be lower than 0.15m (6inches). The cable length is measured from the Card connector to the host controller. 0.46m (18inches) cables are not supported.

## 5 Command Interface


There are two types of bus cycles and timing sequences that occur in the PCMCIA type interface, direct mapped I/O transfer and memory access. Two types of bus cycles are also available in True IDE interface type: PIO transfer and Multi-Word DMA transfer.

Table 16, Table 17, Table 18, Table 19, Table 20, Table 21 and Table 22 show the read and write timing parameters. Figure 2, Figure 3, Figure 4, Figure 5, Figure 6, Figure 7 and Figure 8 show the read and write timing diagrams.

In order to set the card mode, the -OE (-ATASEL) signal must be set and kept stable before applying  $V_{CC}$  until the reset phase is completed. To place the card in Memory mode or I/O mode, -OE(-ATASEL) must be driven High, while it must be driven Low to place the card in True IDE mode.

### 5.1 Attribute Memory Read and Write

Figure 2. Attribute Memory Read waveforms



1.  $D_{OUT}$  signifies data provided by the CompactFlash Memory Card to the system. The -CE signal or both the -OE signal and the -WE signal must be de-asserted between consecutive cycle operations.

Table 16. Attribute Memory Read timing


Speed Version			300ns		
Symbol	IEEE Symbol	Parameter	Min	Max	Unit
$t_c(R)$	$t_{AVAV}$	Read Cycle Time	300		ns
$t_a(A)$	$t_{AVQV}$	Address Access Time		300	ns
$t_a(CE)$	$t_{ELQV}$	CE Access Time		300	ns



Table 16. Attribute Memory Read timing (continued)

Speed Version			300ns		
Symbol	IEEE Symbol	Parameter	Min	Max	Unit
ta(OE)	t <sub>GLQV</sub>	OE Access Time		150	ns
tdis(CE)	t <sub>EHQZ</sub>	Output Disable Time from CE		100	ns
tdis(OE)	t <sub>GHQZ</sub>	Output Disable Time from OE		100	ns
ten(CE)	t <sub>ELQNZ</sub>	Output Enable Time from CE	5		ns
ten(OE)	t <sub>GLQNZ</sub>	Output Enable Time from OE	5		ns
tv(A)	t <sub>AXQX</sub>	Data Valid from Address Change	0		ns
tsu(A)	t <sub>AVGL</sub>	Address Setup Time	30		ns

Figure 3. Configuration Register (Attribute Memory) Write waveforms




1. D<sub>IN</sub> signifies data provided by the system to the CompactFlash Card.

Table 17. Configuration Register (Attribute Memory) Write timing

Speed Version			250ns		
Symbol	IEEE Symbol	Parameter	Min	Max	Unit
tc(W)	t <sub>AVAV</sub>	Write Cycle Time	250		ns
tw(WE)	t <sub>WLWH</sub>	Write Pulse Width	150		ns
tsu(A)	t <sub>AVWL</sub>	Address Setup Time	30		ns
tsu(D-WEH)	t <sub>DVWH</sub>	Data Setup Time from WE	80		ns
th(D)	t <sub>WMDX</sub>	Data Hold Time	30		ns
trec(WE)	t <sub>WMAX</sub>	Write Recovery Time	30		ns

## 5.2 Common Memory Read and Write

Figure 4. Common Memory Read waveforms




1. D<sub>OUT</sub> means data provided by the CompactFlash Memory Card to the system.

Table 18. Common Memory Read timing<sup>(1)</sup>

Cycle Time Mode			250ns		120ns		100ns		80ns		Unit
Symbol	IEEE Symbol	Parameter	Min	Max	Min	Max	Min	Max	Min	Max	
$t_{a}(OE)$	$t_{GLQV}$	Output Enable Access Time		125		60		50		45	ns
$t_{dis}(OE)$	$t_{GHQZ}$	Output Disable Time from OE		100		60		50		45	ns
$t_{su}(A)$	$t_{AVGL}$	Address Setup Time	30		15		10		10		ns
$t_{th}(A)$	$t_{GHAX}$	Address Hold Time	20		15		15		10		ns
$t_{su}(CE)$	$t_{ELGL}$	CE Setup Time	0		0		0		0		ns
$t_{th}(CE)$	$t_{GHEH}$	CE Hold Time	20		15		15		10		ns

1. ST CF does not assert the WAIT signal.

Figure 5. Common Memory Write waveforms



A110082b

1.  $D_{IN}$  signifies data provided by the system to the CompactFlash Memory Card.


Table 19. Common Memory Write timing<sup>(1)</sup>

Cycle Time Mode			250ns		120ns		100ns		80ns		Unit
Symbol	IEEE Symbol	Parameter	Min	Max	Min	Max	Min	Max	Min	Max	
$t_{su}(D-WEH)$	$t_{DVWH}$	Data Setup Time from WE	80		50		40		30		ns
$t_{th}(D)$	$t_{WMDX}$	Data Hold Time	30		15		10		10		ns
$t_{w}(WE)$	$t_{WLWH}$	WE Pulse Width	150		70		60		55		ns
$t_{su}(A)$	$t_{AVGL}$	Address Setup Time	30		15		10		10		ns
$t_{su}(CE)$	$t_{ELWL}$	CE Setup Time before WE	0		0		0		0		ns
$t_{rec}(WE)$	$t_{WMAX}$	Write Recovery Time	30		15		15		15		ns
$t_{th}(A)$	$t_{GHAX}$	Address Hold Time	20		15		15		10		ns
$t_{th}(CE)$	$t_{GHEH}$	CE Hold following WE	20		15		15		10		ns

1. ST CF does not assert the WAIT signal.

### 5.3 I/O Read and Write

Figure 6. I/O Read waveforms



1. D<sub>OUT</sub> signifies data provided by the CompactFlash Memory Card or to the system.

Table 20. I/O Read timing<sup>(1)</sup>


Cycle Time Mode			250ns		120ns		100ns		80ns		Unit
Symbol	IEEE Symbol	Parameter	Min	Max	Min	Max	Min	Max	Min	Max	
td(IORD)	t <sub>IGLQV</sub>	Data Delay after IORD		100		50		50		45	ns
th(IORD)	t <sub>IGHQX</sub>	Data Hold IORD	0		5		5		5		ns
tw(IORD)	t <sub>IGLIGH</sub>	IORD Width Time	165		70		65		55		ns
tsuA(IORD)	t <sub>AVIGL</sub>	Address Setup before IORD	70		25		25		15		ns
thA(IORD)	t <sub>IGHAX</sub>	Address Hold following IORD	20		10		10		10		ns
tsuCE(IORD)	t <sub>ELIGL</sub>	CE Setup before IORD	5		5		5		5		ns
thCE(IORD)	t <sub>IGHEH</sub>	CE Hold following IORD	20		10		10		10		ns
tsuREG(IORD)	t <sub>RGLIGL</sub>	REG Setup before IORD	5		5		5		5		ns
thREG(IORD)	t <sub>IGHRGH</sub>	REG Hold following IORD	0		0		0		0		ns
tdfINPACK(IORD)	t <sub>IGLIAL</sub>	INPACK Delay Falling from IORD	0	45	0	NA (2)	0	NA (2)	0	NA (2)	ns
tdrINPACK(IORD)	t <sub>IGHIAH</sub>	INPACK Delay Rising from IORD		45		NA (2)		NA (2)		NA (2)	ns

**Table 20. I/O Read timing<sup>(1)</sup> (continued)**

Cycle Time Mode			250ns		120ns		100ns		80ns		Unit
Symbol	IEEE Symbol	Parameter	Min	Max	Min	Max	Min	Max	Min	Max	
tdfIOIS16(A)	t <sub>AVISL</sub>	IOIS16 delay falling from Address		35						ns	ns
tdrIOIS16(A)	t <sub>AVISH</sub>	IOIS16 delay rising from Address		35						ns	ns

1. ST CF does not assert the WAIT signal.
2. -IOIS16 is not supported in this mode.

**Figure 7. I/O Write waveforms**



1. D<sub>IN</sub> signifies data provided by the system to the CompactFlash Memory Card.
2. -IOIS16 and -INPACK are not supported in this mode.
- 3.

**Table 21. I/O Write timing<sup>(1)</sup>**

Cycle Time Mode			250ns		120ns		100ns		80ns		Unit
Symbol	IEEE Symbol	Parameter	Min	Max	Min	Max	Min	Max	Min	Max	
tsu(IOWR)	t <sub>QVIWH</sub>	Data Setup before IOWR	60		20		20		15		ns
th(IOWR)	t <sub>IWHQX</sub>	Data Hold following IOWR	30		10		5		5		ns
tw(IOWR)	t <sub>IWLIWH</sub>	IOWR Width Time	165		70		65		55		ns
tsuA(IOWR)	t <sub>AVIWL</sub>	Address Setup before IOWR	70		25		25		15		ns
thA(IOWR)	t <sub>IWHAX</sub>	Address Hold following IOWR	20		20		10		10		ns
tsuCE(IOWR)	t <sub>ELIWL</sub>	CE Setup before IOWR	5		5		5		5		ns

Table 21. I/O Write timing<sup>(1)</sup> (continued)


Cycle Time Mode			250ns		120ns		100ns		80ns		Unit
Symbol	IEEE Symbol	Parameter	Min	Max	Min	Max	Min	Max	Min	Max	
thCE(IOWR)	t <sub>IWHEH</sub>	CE Hold following IOWR	20		20		10		10		ns
tsuREG(IOWR)	t <sub>RGLIWL</sub>	REG Setup before IOWR	5		5		5		5		ns
thREG(IOWR)	t <sub>IWHRGH</sub>	REG Hold following IOWR	0		0		0		0		ns
tdfIOIS16(A)	t <sub>AVISL</sub>	IOIS16 Delay Falling from Address		35		NA (2)		NA (2)		NA (2)	
tdrIOIS16(A)	t <sub>AVISH</sub>	IOIS16 Delay Rising from Address		35		NA (2)		NA (2)		NA (2)	

1. ST CF does not assert the WAIT signal.
2. -IOIS16 is not supported in this mode.

### 5.4 True IDE mode

The timing waveforms for True IDE mode and True IDE DMA mode of operation in this section are drawn using the conventions in the ATA-4 specification, which are different than the conventions used in the PCMCIA specification and earlier versions of this specification. Signals are shown with their asserted state as High regardless of whether the signal is actually negative or positive true. Consequently, the -IORD, the -IOWR and the -IOCS16 signals are shown in the waveforms inverted from their electrical states on the bus.

Figure 8. True IDE PIO mode Read/Write waveforms



1. The device addresses consists of -CS0, -CS1, and A2-A0.
2. The Data I/O consist of D15-D0 (16-bit) or D7-D0 (8 bit).
3. -IOCS16 is shown for PIO modes 0, 1 and 2. For other modes, this signal is ignored.

Table 22. True IDE PIO mode Read/Write timing <sup>(1)</sup>

Symbol	Parameter	Mode 0	Mode 1	Mode 2	Mode 3	Mode 4	Mode 5	Mode 6	Unit
$t_0^{(2)}$	Cycle time (min)	600	383	240	180	120	100	80	ns
$t_1$	Address Valid to -IORD/-IOWR setup (min)	70	50	30	30	25	15	10	ns
$t_2^{(2)}$	-IORD/-IOWR (min)	165	125	100	80	70	65	55	ns
$t_2^{(2)}$	-IORD/-IOWR (min) Register (8 bit)	290	290	290	80	70	65	55	ns
$t_{2i}^{(2)}$	-IORD/-IOWR recovery time (min)	-	-	-	70	25	25	20	ns
$t_3$	-IOWR data setup (min)	60	45	30	30	20	20	15	ns
$t_4$	-IOWR data hold (min)	30	20	15	10	10	5	5	ns
$t_5$	-IORD data setup (min)	50	35	20	20	20	15	10	ns
$t_6$	-IORD data hold (min)	5	5	5	5	5	5	5	ns
$t_{6Z}^{(3)}$	-IORD data tri-state (max)	30	30	30	30	30	20	20	ns
$t_7^{(4)}$	Address valid to -IOCS16 assertion (max)	90	50	40	NA	NA	NA	NA	ns
$t_8^{(4)}$	Address valid to -IOCS16 released (max)	60	45	30	NA	NA	NA	NA	ns
$t_9$	-IORD/-IOWR to address valid hold	20	15	10	10	10	10	10	ns

1. The maximum load on -IOCS16 is 1 LSTTL with a 50pF total load.
2.  $t_0$  is the minimum total cycle time,  $t_2$  is the minimum command active time, and  $t_{2i}$  is the minimum command recovery time or command inactive time. The actual cycle time equals the sum of the actual command active time and the actual command inactive time. The three timing requirements of  $t_0$ ,  $t_2$ , and  $t_{2i}$  have to be met. The minimum total cycle time requirement is greater than the sum of  $t_2$  and  $t_{2i}$ . This means a host implementation can lengthen either or both  $t_2$  or  $t_{2i}$  to ensure that  $t_0$  is equal to or greater than the value reported in the device's identify drive data. A CompactFlash Memory Card implementation should support any legal host implementation.
3. This parameter specifies the time from the falling edge of -IORD to the moment when the data bus is no longer driven by the CompactFlash Memory Card (tri-state).
4.  $t_7$  and  $t_8$  apply only to modes 0, 1 and 2. The -IOCS16 signal is not valid for other modes.

Figure 9. True IDE Multi-Word DMA Mode Read/Write waveforms




Table 23. True IDE Multi-Word DMA Mode Read/Write timing

Symbol	Parameter	Mode 0	Mode 1	Mode 2	Mode 3	Mode 4	Unit
$t_0^{(1)}$	Cycle time (min)	480	150	120	100	80	ns
$t_D^{(1)}$	-IORD / -IOWR asserted width (min)	215	80	70	65	55	ns
$t_E$	-IORD data access (max)	150	60	50	50	45	ns
$t_F$	-IORD data hold (min)	5	5	5	5	5	ns
$t_G$	-IORD/-IOWR data setup (min)	100	30	20	15	10	ns
$t_H$	-IOWR data hold (min)	20	15	10	5	5	ns
$t_I$	DMACK to -IORD/-IOWR setup (min)	0	0	0	0	0	ns
$t_J$	-IORD / -IOWR to -DMACK hold (min)	20	5	5	5	5	ns
$t_{KR}^{(1)}$	-IORD Low width (min)	50	50	25	25	20	ns
$t_{KW}^{(1)}$	-IOWR Low width (min)	215	50	25	25	20	ns
$t_{LR}$	-IORD to DMARQ delay (max)	120	40	35	35	35	ns
$t_{LW}$	-IOWR to DMARQ delay (max)	40	40	35	35	35	ns
$t_M$	CS(1:0) valid to -IORD / -IOWR	50	30	25	10	5	ns
$t_N$	CS(1:0) hold	15	10	10	10	10	ns
$t_Z$	-DMACK	20	25	25	25	25	ns

1.  $t_0$  is the minimum total cycle time.  $t_D$  is the minimum command active time.  $t_{KR}$  and  $t_{KW}$  are the minimum command recovery time or command inactive time for input and output cycles, respectively. The actual cycle time is the sum of the actual command active time and the actual command inactive time. The timing requirements of  $t_0$ ,  $t_D$ ,  $t_{KR}$ , and  $t_{KW}$  must be respected.  $t_0$  is higher than  $t_D + t_{KR}$  or  $t_D + t_{KW}$ , for input and output cycles respectively. This means the host can lengthen either  $t_D$  or  $t_{KR}/t_{KW}$ , or both, to ensure that  $t_0$  is equal to or higher than the value reported in the device's identify device data. A CompactFlash Storage Card implementation shall support any legal host implementation.



## 6 Card Configuration

The CompactFlash Memory Card is identified by information in the Card Information Structure (CIS). The Card has four configuration registers ([Table 24](#) and [Table 25](#)).

- Configuration Option Register
- Pin Replacement Register
- Card Configuration and Status Register
- Socket and Copy Register

They are used to coordinate the I/O spaces and the Interrupt level of cards that are located in the system. In addition, in I/O Card mode these registers provide a method for accessing status information that would normally appear on dedicated pins in Memory Card mode.

The base address of the card configuration registers is 200h in the Attribute Memory space.

No write operation should be performed to the attribute memory area except for the configuration register addresses. All other attribute memory locations are reserved. See [Section 6.5: Attribute Memory Function](#).

**Table 24. CompactFlash Memory Card Registers and Memory Space Decoding**

-CE2	-CE1	-REG	-OE	-WE	A10	A9	A8-A4	A3	A2	A1	A0	Selected Space
1	1	X	X	X	X	X	XXX	X	X	X	X	Standby
X	0	0	0	1	0	1	XXX	X	X	X	0	Configuration Registers Read
1	0	1	0	1	X	X	XXX	X	X	X	X	Common Memory Read (D7 to D0)
0	1	1	0	1	X	X	XXX	X	X	X	X	Common Memory Read (D15 to D8)
0	0	1	0	1	X	X	XXX	X	X	X	0	Common Memory Read (D15 to D0)
X	0	0	1	0	0	1	XXX	X	X	X	0	Configuration Registers Write
1	0	1	1	0	X	X	XXX	X	X	X	X	Common Memory Write (D7 to D0)
0	1	1	1	0	X	X	XXX	X	X	X	X	Common Memory Write (D15 to D8)
0	0	1	1	0	X	X	XXX	X	X	X	0	Common Memory Write (D15 to D0)
X	0	0	0	1	0	0	XXX	X	X	X	0	Card Information Structure Read
1	0	0	1	0	0	0	XXX	X	X	X	0	Invalid Access (CIS Write)
1	0	0	0	1	X	X	XXX	X	X	X	1	Invalid Access (Odd Attribute Read)
1	0	0	1	0	X	X	XXX	X	X	X	1	Invalid Access (Odd Attribute Write)
0	1	0	0	1	X	X	XXX	X	X	X	X	Invalid Access (Odd Attribute Read)
0	1	0	1	0	X	X	XXX	X	X	X	X	Invalid Access (Odd Attribute Write)

**Table 25. CompactFlash Memory Card Configuration Registers Decoding**

-CE2	-CE1	-REG	-OE	-WE	A10	A9	A8-A4	A3	A2	A1	A0	Selected Register
X	0	0	0	1	0	1	00	0	0	0	0	Configuration Option Register Read
X	0	0	1	0	0	1	00	0	0	0	0	Configuration Option Register Write
X	0	0	0	1	0	1	00	0	0	1	0	Card Status Register Read
X	0	0	1	0	0	1	00	0	0	1	0	Card Status Register Write
X	0	0	0	1	0	1	00	0	1	0	0	Pin Replacement Register Read
X	0	0	1	0	0	1	00	0	1	0	0	Pin Replacement Register Write
X	0	0	0	1	0	1	00	0	1	1	0	Socket and Copy Register Read
X	0	0	1	0	0	1	00	0	1	1	0	Socket and Copy Register Write

## 6.1 Configuration Option Register (200h in Attribute Memory)

The Configuration Option Register is used to configure the Card's interface, address decoding and interrupt to the Card (see [Table 26](#)).

### 6.1.1 SRESET

Setting the SRESET bit to '1' and returning the bit '0' places the CompactFlash Storage Card in the Reset state. Setting this bit to '1' is equivalent to asserting the RESET signal except that the SRESET bit is not cleared. Returning the SRESET bit to '0' leaves the CompactFlash Storage Card in the same un-configured Reset state as after a power-up and hardware reset.

This bit is set to '0' at power-up and taking the Card through a hardware reset.

### 6.1.2 LevIREQ

This bit is set to one (1) when Level Mode Interrupt is selected, and zero (0) when Pulse Mode is selected. Set to zero (0) after Power Up.

### 6.1.3 Conf5 - Conf0 (Configuration Index)

These bits are used to select the operation mode of the Card as shown in [Table 27](#). This bit is set to '0' after Power Up.

**Table 26. Configuration Option Register (default value: 00h)**

Operation	D7	D6	D5	D4	D3	D2	D1	D0
R/W	SRESET	LevIREQ	Conf5	Conf4	Conf3	Conf2	Conf1	Conf0

Table 27. CompactFlash Memory Card Configurations

Conf5	Conf4	Conf3	Conf2	Conf1	Conf0	Mapping Mode	Card Mode	Task File Register Address
0	0	0	0	0	0	Memory	Memory	0h - Fh, 400h - 7FFh
0	0	0	0	0	1	Contiguous I/O	I/O	xx0h - xxFh
0	0	0	0	1	0	Primary I/O	I/O	1F0h - 1F7h, 3F6h - 3F7h
0	0	0	0	1	1	Secondary I/O	I/O	170h - 177h, 376h - 377h

## 6.2 Card Configuration and Status Register (202h in Attribute Memory)

The Card Configuration and Status Register contains information about the Card's status (see [Table 28](#)).

### 6.2.1 Changed

Indicates that one or both of the Pin Replacement register (CRDY, or CWProt) bits are set to '1'. When the Changed bit is set, -STSCHG (Pin 46) is held Low and if the SigChg bit is '1' the Card is configured for the I/O interface.

### 6.2.2 SigChg

This bit is set and reset by the host to enable and disable a state-change signal from the Status Register (issued on Status Changed pin 46). If no state change signal is desired, this bit should be set '0' and pin 46 (-STSCHG) will be held High while the Card is configured for I/O.

### 6.2.3 IOis8

The host sets this bit to '1' if the Card is to be configured in 8 bit I/O Mode. The Card is always configured for both 8 and 16 bit I/O, so this bit is ignored.

### 6.2.4 PwrDwn

This bit indicates whether the Card is in the power saving mode or active mode. When the PwrDwn bit is set to '1', the Card enters power down mode. When set to '0', the Card enters active mode. The READY value on Pin Replacement Register becomes BUSY when this bit is changed. READY will not become Ready until the power state requested has been entered. The Card automatically powers down when it is idle and powers back up when it receives a command.

### 6.2.5 Int

This bit represents the internal state of the interrupt request. It is available whether or not the I/O interface has been configured. It remains valid until the condition which caused the interrupt request has been serviced. If interrupts are disabled by the -IEN bit in the Device Control Register, this bit is '0'.

**Table 28. Card Configuration and Status Register (default value: 00h)**

Operation	D7	D6	D5	D4	D3	D2	D1	D0
Read	Changed	SigChg	IOIS8	0	0	PwrDwn	Int	0
Write	0	SigChg	IOIS8	0	0	PwrDwn	0	0

### 6.3 Pin Replacement Register (204h in Attribute Memory)

This register contains information on the state of the READY signal when configured in memory mode and the IREQ signal in I/O mode. See [Table 29](#) and [Table 30](#).

#### 6.3.1 CReady

This bit is set to '1' when the bit RReady changes state. This bit can also be written by the host.

#### 6.3.2 CWProt

This bit is set to '1' when the bit RWProt changes state. This bit can also be written by the host.

#### 6.3.3 RReady

This bit is used to determine the internal state of the Ready signal. In I/O mode it is used as an interrupt request. When written, this bit acts as a mask (MReady) for writing the corresponding bit CReady.

#### 6.3.4 WProt

This bit is always '0' since the CompactFlash Memory Card does not have a Write Protect switch. When written, this bit acts as a mask for writing the corresponding CWProt bit.

#### 6.3.5 MReady

This bit acts as a mask for writing the corresponding CReady bit.

#### 6.3.6 MWProt

This bit when written acts as a mask for writing the corresponding CWProt bit.

**Table 29. Pin Replacement Register (default value: 0Ch)**

Operation	D7	D6	D5	D4	D3	D2	D1	D0
Read	0	0	CReady	CWProt	1	1	RReady	WProt
Write	0	0	CReady	CWProt	0	0	RReady	MWProt

**Table 30. Pin Replacement Changed Bit/Mask Bit Values**

Initial Value of 'C' Status	Written by Host		Final 'C' Bit	Comments
	'C' Bit	'M' Bit		
0	X	0	0	Unchanged
1	X	0	1	Unchanged
X	0	1	0	Cleared by Host
X	1	1	1	Set by Host

## 6.4 Socket and Copy Register (206h in Attribute Memory)

This register contains additional configuration information which identifies the Card from other cards. This register is always written by the system before writing the Configuration Option Register (see [Table 31](#)).

### 6.4.1 Drive #

This value can be used to address two different cards in the case of twin card configuration.

### 6.4.2 X

The socket number is ignored by the Card.

**Table 31. Socket and Copy Register (default value: 00h)**

Operation	D7	D6	D5	D4	D3	D2	D1	D0
Read	Reserved	0	0	Drive #	0	0	0	0
Write	0	0	0	Drive #	X	X	X	X

## 6.5 Attribute Memory Function

Attribute memory is a space where identification and configuration information are stored. Only 8 bit wide accesses at even addresses can be performed in this area. The Card configuration registers are also located in the Attribute Memory area, at base address 200h. Attribute memory is not accessible in True IDE mode of operation.

For the Attribute Memory Read function, signals  $\text{-REG}$  and  $\text{-OE}$  must be active and  $\text{-WE}$  inactive during the cycle. As in the Main Memory Read functions, the signals  $\text{-CE1}$  and  $\text{-CE2}$  control the even and odd Byte address, but only the even Byte data is valid during the Attribute Memory access. Refer to [Table 32](#) for signal states and bus validity.

**Table 32. Attribute Memory Function**

Function Mode	$\text{-REG}$	$\text{-CE2}$ (1)	$\text{-CE1}$ (1)	A10	A9	A0	$\text{-OE}$ (1)	$\text{-WE}$ (1)	D15 to D8	D7 to D0
Standby	X	H	H	X	X	X	X	X	High-Z	High-Z
Read Byte Access CIS (8 bits)	L	H	L	L	L	L	L	H	High-Z	Even Byte
Write Byte Access CIS (8 bits) Invalid	L	H	L	L	L	L	H	L	Don't Care	Even Byte
Read Byte Access Configuration (8 bits)	L	H	L	L	H	L	L	H	High-Z	Even Byte
Write Byte Access Configuration (8 bits)	L	H	L	L	H	L	H	L	Don't Care	Even Byte
Read Word Access CIS (16 bits)	L	L	L	L	L	X	L	H	Not Valid	Even Byte
Write Word Access CIS (16 bits) Invalid	L	L	L	L	L	X	H	L	Don't Care	Even Byte
Read Word Access Configuration (16 bits)	L	L	L	L	H	X	L	H	Not Valid	Even Byte
Write Word Access Configuration (16 bits)	L	L	L	L	H	X	H	L	Don't Care	Even Byte

1. The  $\text{-CE}$  signal or both the  $\text{-OE}$  signal and the  $\text{-WE}$  signal must be de-asserted between consecutive cycle operations.

## 6.6 I/O Transfer Function

The I/O transfer to or from the Card can be either 8 or 16 bits. When a 16 bit accessible port is addressed, the  $\text{-IOIS16}$  signal is asserted by the Card, otherwise it is de-asserted. When a 16 bit transfer is attempted, and the  $\text{-IOIS16}$  signal is not asserted, the system must generate a pair of 8 bit references to access the Word's even and odd Bytes. The Card permits both 8 and 16 bit accesses to all of its I/O addresses, so  $\text{-IOIS16}$  is asserted for all addresses (see [Table 33](#)).

**Table 33. I/O Function**

Function Code	$\text{-REG}$	$\text{-CE2}$	$\text{-CE1}$	A0	$\text{-IORD}$	$\text{-IOWR}$	D15 to D8	D7 to D0
Standby Mode	X	H	H	X	X	X	High Z	High Z
Byte Input Access (8 bits)	L	H	L	L	L	H	High Z	Even Byte
	L	H	L	H	L	H	High Z	Odd Byte
Byte Output Access (8 bits)	L	H	L	L	H	L	Don't Care	Even Byte
	L	H	L	H	H	L	Don't Care	Odd Byte
Word Input Access (16 bits)	L	L	L	L	L	H	Odd Byte	Even Byte
Word Output Access (16 bits)	L	L	L	L	H	L	Odd Byte	Even Byte
I/O Read Inhibit	H	X	X	X	L	H	Don't Care	Don't Care
I/O Write Inhibit	H	X	X	X	H	L	High Z	High Z
High Byte Input Only (8 bits)	L	L	H	X	L	H	Odd Byte	High Z
High Byte Output Only (8 bits)	L	L	H	X	H	L	Odd Byte	Don't Care

## 6.7 Common Memory Transfer Function

The Common Memory transfer to or from the Card permits both 8 or 16 bit access to all of the Common Memory addresses. (see [Table 34](#)).

**Table 34. Common Memory Function**

Function Code	-REG	-CE2	-CE1	A0	-OE	-WE	D15 to D8	D7 to D0
Standby Mode	X	H	H	X	X	X	High Z	High Z
Byte Read Access (8 bits)	H	H	L	L	L	H	High Z	Even Byte
	H	H	L	H	L	H	High Z	Odd Byte
Byte Write Access (8 bits)	H	H	L	L	H	L	Don't Care	Even Byte
	H	H	L	H	H	L	Don't Care	Odd Byte
Word Read Access (16 bits)	H	L	L	X	L	H	Odd Byte	Even Byte
Word Write Access (16 bits)	H	L	L	X	H	L	Odd Byte	Even Byte
Odd Byte Read Only (8 bits)	H	L	H	X	L	H	Odd Byte	High Z
Odd Byte Write Only (8 bits)	H	L	H	X	H	L	Odd Byte	Don't Care

## 6.8 True IDE Mode I/O Function

The Card can be configured in a True IDE Mode of operation. It is configured in this mode only when the -OE signal is grounded by the host during the power off to power on cycle. In this True IDE Mode the PCMCIA protocol and configuration are disabled and only I/O operations to the Task File and Data Register are allowed. No Memory or Attribute Registers are accessible to the host. The Set Feature Command can be used to put the device in 8 bit Mode (see [Table 35](#)).

Removing and reinserting the Card while the host computer's power is on will reconfigure the Card to PC Card ATA mode.

**Table 35. True IDE Mode I/O Function**

Function Code	-CS1	-CS0	A2 to A0	-DMACK	-IORD	-IOWR	D15 to D8	D7 to D0
Invalid Mode	L	L	X	X	X	X	Undefined In/Out	Undefined In/Out
	L	X	X	L	L	X	Undefined Out	Undefined Out
	L	X	X	L	X	L	Undefined In	Undefined In
	X	L	X	L	L	X	Undefined Out	Undefined Out
	X	L	X	L	X	L	Undefined In	Undefined In
Standby Mode	H	H	X	H	X	X	High Z	High Z
Task File Write	H	L	1h-7h	H	H	L	Don't Care	Data In



Table 35. True IDE Mode I/O Function (continued)

Function Code	-CS1	-CS0	A2 to A0	-DMACK	-IORD	-IOWR	D15 to D8	D7 to D0
Task File Read	H	L	1h-7h	H	L	H	High Z	Data Out
PIO Data Register Write	H	L	0	H	H	L	Odd-Byte In	Even-Byte In
DMA Data Register Write	H	L	X	L	H	L	Odd-Byte In	Even-Byte In
PIO Data Register Read	H	L	0	H	L	H	Odd-Byte Out	Even-Byte Out
DMA Data Register Read	H	H	X	L	L	H	Odd-Byte Out	Even-Byte Out
Control Register Write	L	H	6h	H	H	L	Don't Care	Control In
Alternate Status Read	L	H	6h	H	L	H	High Z	Status Out
Drive Address	L	H	7h	H	L	H	High Z	Data Out

## 7 Host configuration requirements

The CompactFlash Advanced Timing modes include PCMCIA-style I/O modes that are faster than the original 250 ns cycle time (see [Section 1: Summary description](#)).

Before configuring the Card interface for the I/O mode, the host must ensure that all the cards connected to a given electrical interface support I/O transfers faster than 250ns.

These modes must be used in the conditions described in [Section 4.4](#). In particular, the host can be connected to one card only. Consequently, the host must not configure a card to operate in an CompactFlash Advanced Timing mode if two cards are sharing the same I/O lines in Master/Slave operation, or if it is connected to the card through a cable which length exceeds 0.15m.

## 8 Software interface

### 8.1 CF-ATA Drive Register Set Definition and Protocol

The CompactFlash Memory Card can be configured as a high performance I/O device through:

- Standard PC-AT disk I/O address spaces
  - 1F0h-1F7h, 3F6h-3F7h (primary);
  - 170h-177h, 376h-377h (secondary) with IRQ 14 (or other available IRQ).
- Any system decoded 16 Byte I/O block using any available IRQ.
- Memory space.

Communication to or from the Card is done using the Task File registers which provide all the necessary registers for control and status information. The PCMCIA interface connects peripherals to the host using four-register mapping methods. [Table 36](#) is a detailed description of these methods:

**Table 36. I/O Configurations**

Standards Configurations			
Config Index	I/O or Memory	Address	Description
0	Memory	0h-Fh, 400h-7FFh	Memory Mapped
1	I/O	xx0h-xxFh	I/O Mapped 16 Continuous Registers
2	I/O	1F0-1F7h, 3F6h-3F7h	Primary I/O Mapped
3	I/O	170-177h, 376h-377h	Secondary I/O Mapped

### 8.2 Memory Mapped Addressing

When the Card registers are accessed via memory references, the registers appear in the common memory space window: 0-2KBytes as shown in [Table 37](#). This window accesses the Data Register FIFO. It does not allow random access to the data buffer within the Card.

Register 0 is accessed with  $\text{--CE1}$  and  $\text{--CE2}$  Low, as a Word register on the combined Odd and Even Data Bus (D15 to D0). It can also be accessed with  $\text{--CE1}$  Low and  $\text{--CE2}$  High, by a pair of Byte accesses to offset 0. The address space of this Word register overlaps the address space of the Error and Feature Byte-wide registers at offset 1. When accessed twice as Byte register with  $\text{--CE1}$  Low, the first Byte is the even Byte of the Word and the second is the odd Byte. A Byte access to address 0 with  $\text{--CE1}$  High and  $\text{--CE2}$  Low accesses the Error (read) or Feature (write) register.

Registers at offset 8, 9 and D are non-overlapping duplicates of the registers at offset 0 and 1. Register 8 is equivalent to register 0, while register 9 accesses the odd Byte. Therefore, if the registers are Byte accessed in the order 9 then 8 the data will be transferred odd Byte then even Byte. Repeated Byte accesses to register 8 or 0 will access consecutive (even then odd) Bytes from the data buffer. Repeated Word accesses to register 8, 9 or 0 will access consecutive Words from the data buffer, however repeated Byte accesses to register 9 are not supported. Repeated alternating Byte accesses to registers 8 then 9 will access consecutive (even then odd) Bytes from the data buffer.

Accesses to even addresses between 400h and 7FFh access register 8. Accesses to odd addresses between 400h and 7FFh access register 9. This 1 KByte memory window to the data register is provided so that hosts can perform memory-to-memory block moves to the data register when the register lies in memory space. Some hosts, such as the X86 processors, must increment both the source and destination addresses when executing the memory-to-memory block move instruction. Some PCMCIA socket adapters also have an embedded auto incrementing address logic.

A Word access to address at offset 8 will provide even data on the least significant Byte of the data bus, along with odd data at offset 9 on the most significant Byte of the data bus.

**Table 37. Memory Mapped Decoding**

-REG	A10	A9 to A4	A3	A2	A1	A0	Offset	-OE=0	-WE=0
1	0	X	0	0	0	0	0h	Even Data Register	Even Data Register
1	0	X	0	0	0	1	1h	Error Register	Feature Register
1	0	X	0	0	1	0	2h	Sector Count Register	Sector Count Register
1	0	X	0	0	1	1	3h	Sector Number Register	Sector Number Register
1	0	X	0	1	0	0	4h	Cylinder Low Register	Cylinder Low Register
1	0	X	0	1	0	1	5h	Cylinder High Register	Cylinder High Register
1	0	X	0	1	1	0	6h	Select Card/Head Register	Select Card/Head Register
1	0	X	0	1	1	1	7h	Status Register	Command Register
1	0	X	1	0	0	0	8h	Dup. Even Data Register	Dup. Even Data Register
1	0	X	1	0	0	1	9h	Dup. Odd Data Register	Dup. Odd Data Register
1	0	X	1	1	0	1	Dh	Dup. Error Register	Dup. Feature Register
1	0	X	1	1	1	0	Eh	Alternate Status Register	Device Control Register
1	0	X	1	1	1	1	Fh	Drive Address Register	Reserved
1	1	X	X	X	X	0	8h	Even Data Register	Even Data Register
1	1	X	X	X	X	1	9h	Odd Data Register	Odd Data Register

### 8.3 Contiguous I/O Mapped Addressing

When the system decodes a contiguous block of I/O registers to select the Card, the registers are accessed in the block of I/O space decoded by the system as shown in [Table 38](#)

As for the Memory Mapped Addressing, register 0 is accessed with  $\text{--CE1}$  Low and  $\text{--CE2}$  Low (and A0 don't Care) as a Word register on the combined Odd and Even Data Bus (D15 to D0). This register may also be accessed with  $\text{--CE1}$  Low and  $\text{--CE2}$  High, by a pair of Byte accesses to offset 0. The address space of this Word register overlaps the address space of the Error and Feature Byte-wide registers at offset 1. When accessed twice as Byte register with  $\text{--CE1}$  Low, the first Byte is the even Byte of the Word and the second is the odd Byte. A Byte access to register 0 with  $\text{--CE1}$  High and  $\text{--CE2}$  Low accesses the error (read) or feature (write) register.

Registers at offset 8, 9 and D are non-overlapping duplicates of the registers at offset 0 and 1. Register 8 is equivalent to register 0, while register 9 accesses the odd Byte. Therefore, if the registers are Byte accessed in the order 9 then 8 the data will be transferred odd Byte then even Byte. Repeated Byte accesses to register 8 or 0 will access consecutive (even then odd) Bytes from the data buffer. Repeated Word accesses to register 8, 9 or 0 will access consecutive Words from the data buffer, however repeated Byte accesses to register 9 are not supported. Repeated alternating Byte accesses to registers 8 then 9 will access consecutive (even then odd) Bytes from the data buffer.

**Table 38. Contiguous I/O Decoding**

$\text{--REG}$	A10 to A4	A3	A2	A1	A0	Offset	$\text{--IORD}=0$	$\text{--IOWR}=0$
0	X	0	0	0	0	0h	Even Data Register	Even Data Register
0	X	0	0	0	1	1h	Error Register	Feature Register
0	X	0	0	1	0	2h	Sector Count Register	Sector Count Register
0	X	0	0	1	1	3h	Sector Number Register	Sector Number Register
0	X	0	1	0	0	4h	Cylinder Low Register	Cylinder Low Register
0	X	0	1	0	1	5h	Cylinder High Register	Cylinder High Register
0	X	0	1	1	0	6h	Select Card/Head Register	Select Card/Head Register
0	X	0	1	1	1	7h	Status Register	Command Register
0	X	1	0	0	0	8h	Dup. Even Data Register	Dup. Even Data Register
0	X	1	0	0	1	9h	Dup. Odd Data Register	Dup. Odd Data Register
0	X	1	1	0	1	Dh	Dup. Error Register	Dup. Feature Register
0	X	1	1	1	0	Eh	Alternate Status Register	Device Control Register
0	X	1	1	1	1	Fh	Drive Address Register	Reserved

## 8.4 I/O Primary and Secondary Address Configurations

When the system decodes the Primary and Secondary Address Configurations, the registers are accessed in the block of I/O space as shown in [Table 39](#)

As for the Memory Mapped Addressing, register 0 is accessed with  $\text{--CE1}$  Low and  $\text{--CE2}$  Low (and A0 don't Care) as a Word register on the combined Odd and Even Data Bus (D15 to D0). This register may also be accessed with  $\text{--CE1}$  Low and  $\text{--CE2}$  High, by a pair of Byte accesses to offset 0. The address space of this Word register overlaps the address space of the Error and Feature Byte-wide registers at offset 1. When accessed twice as Byte register with  $\text{--CE1}$  Low, the first Byte is the even Byte of the Word and the second is the odd Byte. A Byte access to register 0 with  $\text{--CE1}$  High and  $\text{--CE2}$  Low accesses the error (read) or feature (write) register.

**Table 39. Primary and Secondary I/O Decoding**

-REG	A9 to A4	A3	A2	A1	A0	$\text{--IORD}=0$	$\text{--IOWR}=0$
0	1F(17)h	0	0	0	0	Even Data Register	Even Data Register
0	1F(17)h	0	0	0	1	Error Register	Feature Register
0	1F(17)h	0	0	1	0	Sector Count Register	Sector Count Register
0	1F(17)h	0	0	1	1	Sector Number Register	Sector Number Register
0	1F(17)h	0	1	0	0	Cylinder Low Register	Cylinder Low Register
0	1F(17)h	0	1	0	1	Cylinder High Register	Cylinder High Register
0	1F(17)h	0	1	1	0	Select Card/Head Register	Select Card/Head Register
0	1F(17)h	0	1	1	1	Status Register	Command Register
0	3F(37)h	0	1	1	0	Alternate Status Register	Device Control Register
0	3F(37)h	0	1	1	1	Drive Address Register	Reserved

## 8.5 True IDE Mode Addressing

When the Card is configured in the True IDE Mode, the I/O decoding is as shown in [Table 40](#)

**Table 40. True IDE Mode I/O Decoding**

-CS1	-CS0	A2	A1	A0	-DMACK	-IORD=0	-IOWR=0
1	0	0	0	0	1	PIO RD Data	PIO WR Data
1	1	X	X	X	0	DMA RD Data	DMA WR Data
1	0	0	0	1	1	Error Register	Features
1	0	0	1	0	1	Sector Count	Sector Count
1	0	0	1	1	1	Sector No.	Sector No.
1	0	1	0	0	1	Cylinder Low	Cylinder Low
1	0	1	0	1	1	Cylinder High	Cylinder High
1	0	1	1	0	1	Select Card/Head	Select Card/Head
1	0	1	1	1	1	Status	Command
0	1	1	1	0	1	Alt Status	Alt Status

## 9 CF-ATA registers

The following section describes the hardware registers used by the host software to issue commands to the Card. These registers are collectively referred to as the 'task file'.

In accordance with the PCMCIA specification, each register that is located at an odd offset address can be accessed in the PC Card Memory or PC Card I/O modes. The register can be addressed in two ways:

- Using the normal register address.
- Using the corresponding even address (normal address -1) when -CE1 is High and -CE2 Low, unless -IOIS16 is High (not asserted by the card) and an I/O cycle is in progress. Register data are input or output on data bus lines D15-D8.

In True IDE mode, the size of the transfer is based solely on the register being addressed. All registers are 8-bit only except for the Data Register, which is normally 16 bits. However, they can be configured to be accessed in 8-bit mode for non-DMA operations, by using a Set Features command (see [Section 10.17](#)).

### 9.1 Data Register

The Data register is located at address 1F0h [170h], offset 0h, 8h, and 9h.

The Data Register is a 16 bit register used to transfer data blocks between the Card data buffer and the Host. This register overlaps the Error Register. [Table 41](#) and [Table 42](#) describes the combinations of Data register access and explains the overlapped Data and Error/Feature Registers. Because of the overlapped registers, access to the 1F1h, 171h or offset 1 are not defined for Word (-CE2 and -CE1 set to '0') operations, and are treated as accesses to the Word Data Register. The duplicated registers at offsets 8, 9 and Dh have no restrictions on the operations that can be performed.

**Table 41. Data Register Access (Memory and I/O mode)**

Data Register	-CE2	-CE1	A0	-REG <sup>(1)</sup>	Offset	Data Bus
Word Data Register	0	0	X	-	0h, 8h, 9h	D15 to D0
Even Data Register	1	0	0	-	0h, 8h	D7 to D0
Odd Data Register	1	0	1	-	9h	D7 to D0
Odd Data Register	0	1	X	-	8h, 9h	D15 to D8
Error/Feature Register	1	0	1	-	1h, Dh	D7 to D0
Error/Feature Register	0	1	X	-	1h	D15 to D8
Error/Feature Register	0	0	X	-	Dh	D15 to D8

1. -REG signal is mode dependent. It must be Low when the Card operates in I/O Mode and High when it operates in Memory Mode.



**Table 42. Data Register Access (True IDE mode)**

Data Register	-CS1	-CS0	A0	-DMACK	Offset	Data Bus
PIO Word Data Register	1	0	0	1	0h	D15 to D0
DMA Word Data Register	1	1	X	0	X	D15 to D0
PIO Byte Data Register (Selected Using Set Features Command)	1	0	0	1	0h	D7 to D0

## 9.2 Error Register

The Error register is a read-only register, located at address 1F1h [171h], offset 1h, 0Dh.

This read only register contains additional information about the source of an error when an error is indicated in bit 0 of the Status register. The bits are defined in [Table 43](#) This register is accessed on data bits D15 to D8 during a write operation to offset 0 with -CE2 Low and -CE1 High.

### 9.2.1 Bit 7 (BBK)

This bit is set when a Bad Block is detected.

### 9.2.2 Bit 6 (UNC)

This bit is set when an Uncorrectable Error is encountered.

### 9.2.3 Bit 5

This bit is '0'.

### 9.2.4 Bit 4 (IDNF)

This bit is set if the requested sector ID is in error or cannot be found.

### 9.2.5 Bit 3

This bit is '0'.

### 9.2.6 Bit 2 (Abort)

This bit is set if the command has been aborted because of a Card status condition (Not Ready, Write Fault, etc.) or when an invalid command has been issued.

### 9.2.7 Bit 1

This bit is '0'.

### 9.2.8 Bit 0 (AMNF)

This bit is set when there is a general error.

**Table 43. Error Register**

D7	D6	D5	D4	D3	D2	D1	D0
BBK	UNC	0	IDNF	0	ABRT	0	AMNF

### 9.3 Feature Register

The Feature register is a write-only register, located at address 1F1h [171h], offset 1h, Dh.

This write-only register provides information on features that the host can utilize. It is accessed on data bits D15 to D8 during a write operation to Offset 0 with –CE2 Low and –CE1 High.

### 9.4 Sector Count Register

The Sector Count register is located at address 1F2h [172h], offset 2h.

This register contains the number of sectors of data to be transferred on a read or write operation between the host and Card. If the value in this register is zero, a count of 256 sectors is specified. If the command was successful, this register is zero at completion. If not successfully completed, the register contains the number of sectors that need to be transferred in order to complete the request. The default value is 01h.

### 9.5 Sector Number (LBA 7-0) Register

The Sector Number register is located at address 1F3h [173h], offset 3h.

This register contains the starting sector number or bits 7 to 0 of the Logical Block Address (LBA), for any data access for the subsequent sector transfer command.

### 9.6 Cylinder Low (LBA 15-8) Register

The Cylinder Low register is located at address 1F4h [174h], offset 4h.

This register contains the least significant 8 bits of the starting cylinder address or bits 15 to 8 of the Logical Block Address.

### 9.7 Cylinder High (LBA 23-16) Register

The Cylinder High register is located at address 1F5h [175h], offset 5h.

This register contains the most significant bits of the starting cylinder address or bits 23 to 16 of the Logical Block Address.

## 9.8 Drive/Head (LBA 27-24) Register

The Drive/Head register is located at address 1F6h [176h], offset 6h.

The Drive/Head register is used to select the drive and head. It is also used to select LBA addressing instead of cylinder/head/sector addressing. The bits are defined in [Table 44](#)

### 9.8.1 Bit 7

This bit is set to '1'.

### 9.8.2 Bit 6 (LBA)

LBA is a flag to select either Cylinder/Head/Sector (CHS) or Logical Block Address Mode (LBA). When LBA is set to '0', Cylinder/Head/Sector mode is selected. When LBA is set to '1', Logical Block Address is selected. In Logical Block Mode, the Logical Block Address is interpreted as follows:

- LBA7-LBA0: Sector Number Register D7 to D0
- LBA15-LBA8: Cylinder Low Register D7 to D0
- LBA23-LBA16: Cylinder High Register D7 to D0
- LBA27-LBA24: Drive/Head Register bits HS3 to HS0

### 9.8.3 Bit 5

This bit is set to '1'.

### 9.8.4 Bit 4 (DRV)

DRV is the drive number. When DRV is '0', drive/card 0 is selected (Master). When DRV is '1', drive/card 1 is selected (Slave). The Card is set to Card 0 or 1 using the copy field (Drive #) of the PCMCIA Socket & Copy configuration register.

### 9.8.5 Bit 3 (HS3)

When operating in the Cylinder, Head, Sector mode, this is bit 3 of the head number. It is bit 27 in the Logical Block Address mode.

### 9.8.6 Bit 2 (HS2)

When operating in the Cylinder, Head, Sector mode, this is bit 2 of the head number. It is bit 26 in the Logical Block Address mode.

### 9.8.7 Bit 1 (HS1)

When operating in the Cylinder, Head, Sector mode, this is bit 1 of the head number. It is Bit 25 in the Logical Block Address mode.

### 9.8.8 Bit 0 (HS0)

When operating in the Cylinder, Head, Sector mode, this is bit 0 of the head number. It is Bit 24 in the Logical Block Address mode.

**Table 44. Drive/Head Register**

D7	D6	D5	D4	D3	D2	D1	D0
1	LBA	1	DRV	HS3	HS2	HS1	HS0

## 9.9 Status & Alternate Status Registers

The Status & Alternate Status registers are located at addresses 1F7h [177h] and 3F6h [376h], respectively. Offsets are 7h and Eh.

These registers return the Card status when read by the host.

Reading the Status Register clears a pending interrupt. Reading the Auxiliary Status Register does not clear a pending interrupt.

The Status Register should be accessed in Byte mode; in Word mode it is recommended that Alternate Status Register is used. The status bits are described as follows

### 9.9.1 Bit 7 (BUSY)

The busy bit is set when only the Card can access the command register and buffer, The host is denied access. No other bits in this register are valid when this bit is set to '1'.

### 9.9.2 Bit 6 (RDY)

This bit indicates whether the device is capable of performing CompactFlash Memory Card operations. This bit is cleared at power up and remains cleared until the Card is ready to accept a command.

### 9.9.3 Bit 5 (DWF)

When set this bit indicates a Write Fault has occurred.

### 9.9.4 Bit 4 (DSC)

This bit is set when the Card is ready.

### 9.9.5 Bit 3 (DRQ)

The Data Request is set when the Card requires information be transferred either to or from the host through the Data register. The bit is cleared by the next command.

### 9.9.6 Bit 2 (CORR)

This bit is set when a Correctable data error has been encountered and the data has been corrected. This condition does not terminate a multi-sector read operation.

### 9.9.7 Bit 1 (IDX)

This bit is always set to '0'.

### 9.9.8 Bit 0 (ERR)

This bit is set when the previous command has ended in some type of error. The bits in the Error register contain additional information describing the error. In case of read or write access commands that end with an error, the address of the first sector with an error is in the command block registers. This bit is cleared by the next command.

**Table 45. Status & Alternate Status Register**

D7	D6	D5	D4	D3	D2	D1	D0
BUSY	RDY	DWF	DSC	DRQ	CORR	0	ERR

## 9.10 Device Control Register

The Device Control register is located at address 3F6h [376h], offset Eh.

This Write-only register is used to control the CompactFlash Memory Card interrupt request and to issue an ATA soft reset to the Card. This register can be written even if the device is BUSY. The bits are defined as follows:

### 9.10.1 Bit 7 to 3

Don't care. The host should reset this bit to '0'.

### 9.10.2 Bit 2 (SW Rst)

This bit is set to 1 in order to force the CompactFlash Storage Card to perform an AT Disk controller Soft Reset operation. This clears Status Register and writes Diagnostic Code in Error register after a Write or Read Sector error. The Card remains in Reset until this bit is reset to '0.'

### 9.10.3 Bit 1 (-IEn)

When the Interrupt Enable bit is set to '0', -IREQ interrupts are enabled. When the bit is set to '1', interrupts from the Card are disabled. This bit also controls the Int bit in the Card Configuration and Status Register. It is set to '0' at Power On.

### 9.10.4 Bit 0

This bit is set to '0'.

**Table 46. Device Control Register**

D7	D6	D5	D4	D3	D2	D1	D0
X(0)	X(0)	X(0)	X(0)	X(0)	SW Rst	-IEn	0

## 9.11 Card (Drive) Address Register

The Card (Drived) Address register is located at address 3F7h [377h], offset Fh.

This read-only register is provided for compatibility with the AT disk drive interface and can be used for confirming the drive status. It is recommended that this register is not mapped into the host's I/O space because of potential conflicts on Bit 7. The bits are defined as follows:

### 9.11.1 Bit 7

This bit is don't care.

### 9.11.2 Bit 6 (–WTG)

This bit is '0' when a write operation is in progress, otherwise, it is '1'.

### 9.11.3 Bit 5 (–HS3)

This bit is the negation of bit 3 in the Drive/Head register.

### 9.11.4 Bit 4 (–HS2)

This bit is the negation of bit 2 in the Drive/Head register.

### 9.11.5 Bit 3 (–HS1)

This bit is the negation of bit 1 in the Drive/Head register.

### 9.11.6 Bit 2 (–HS0)

This bit is the negation of bit 0 in the Drive/Head register.

### 9.11.7 Bit 1 (–nDS1)

This bit is '0' when drive 1 is active and selected.

### 9.11.8 Bit 0 (–nDS0)

This bit is '0' when the drive 0 is active and selected.

**Table 47. Card (Drive) Address Register**

D7	D6	D5	D4	D3	D2	D1	D0
X	–WTG	–HS3	–HS2	–HS1	–HS0	–nDS1	–nDS0

## 10 CF-ATA command description

This section defines the software requirements and the format of the commands the Host sends to the Card. Commands are issued to the Card by loading the required registers in the command block with the supplied parameters, and then writing the command code to the Command Register. There are three classes of command acceptance, all dependent on the host not issuing commands unless the Card is not busy (BSY is '0').

- **Class 1:** Upon receipt of a Class 1 command, the Card sets BSY within 400ns.
- **Class 2:** Upon receipt of a Class 2 command, the Card sets BSY within 400ns, sets up the sector buffer for a write operation, sets DRQ within 700µs, and clears BSY within 400ns of setting DRQ.
- **Class 3:** Upon receipt of a Class 3 command, the Card sets BSY within 400ns, sets up the sector buffer for a write operation, sets DRQ within 20ms (assuming no re-assignments), and clears BSY within 400ns of setting DRQ.

For reasons of backward compatibility some commands are implemented as 'no operation' NOP.

[Table 48](#) summarizes the CF-ATA command set with the paragraphs that follow describing the individual commands and the task file for each.

**Table 48. CF-ATA Command Set<sup>(1)</sup>**

Class	Command	Code	FR	SC	SN	CY	DH	LBA
1	Check Power Mode	E5h or 98h					D	
1	Execute Drive Diagnostic	90h					YD	
1	Erase Sector(s)	C0h		Y	Y	Y	Y	Y
1	Identify Drive	ECh					D	
1	Idle	E3h or 97h		Y			D	
1	Idle Immediate	E1h or 95h					D	
1	Initialize Drive Parameters	91h		Y			Y	
1	NOP	00h					D	
1	Read Buffer	E4h					D	
1	Read DMA	C8		Y	Y	Y	Y	Y
1	Read Multiple	C4h		Y	Y	Y	Y	Y
1	Read Sector(s)	20h or 21h		Y	Y	Y	Y	Y
1	Read Verify Sector(s)	40h or 41h		Y	Y	Y	Y	Y
1	Recalibrate	1Xh					D	
1	Request Sense	03h					D	
1	Seek	7Xh			Y	Y	Y	Y
1	Set Features	EFh	Y				D	
1	Set Multiple Mode	C6h		Y			D	
1	Set Sleep Mode	E6h or 99h					D	

**Table 48. CF-ATA Command Set<sup>(1)</sup> (continued)**

Class	Command	Code	FR	SC	SN	CY	DH	LBA
1	Stand By	E2h or 96h					D	
1	Stand By Immediate	E0h or 94h					D	
1	Translate Sector	87h		Y	Y	Y	Y	Y
1	Wear Level	F5h					Y	
2	Write Buffer	E8h					D	
2	Write DMA	CA		Y	Y	Y	Y	Y
3	Write Multiple	C5h		Y	Y	Y	Y	Y
3	Write Multiple w/o Erase	CDh		Y	Y	Y	Y	Y
2	Write Sector(s)	30h or 31h		Y	Y	Y	Y	Y
2	Write Sector(s) w/o Erase	38h		Y	Y	Y	Y	Y
3	Write Verify	3Ch		Y	Y	Y	Y	Y

1. FR = Features Register, SC = Sector Count Register, SN = Sector Number Register, CY = Cylinder Registers, DH = Card/Drive/Head Register, LBA = Logical Block Address Mode Supported (see command descriptions for use).

Y - The register contains a valid parameter for this command. For the Drive/Head Register Y means both the Compact Flash Memory Card and head parameters are used.

D - only the Compact Flash Memory Card parameter is valid and not the head parameter

C - the register contains command specific data (see command descriptors for use).

## 10.1 Check Power Mode (98h or E5h)

This command checks the power mode.

Issuing the command while the Card is in Standby mode, is about to enter Standby, or is exiting Standby, the command will set BSY, set the Sector Count Register to 00h, clear BSY and generate an interrupt.

Issuing the command when the Card is in Idle mode will set BSY, set the Sector Count Register to FFh, clear BSY and generate an interrupt.

[Table 49](#) defines the Byte sequence of the Check Power Mode command.

**Table 49. Check Power Mode**

Bit	7	6	5	4	3	2	1	0
Command (7)	98h or E5h							
C/D/H (6)	X			Drive	X			
Cyl High (5)					X			
Cyl Low (4)					X			
Sect Num (3)					X			
Sect Cnt (2)					X			
Feature (1)					X			



## 10.2 Execute Drive Diagnostic (90h)

This command performs the internal diagnostic tests implemented by the Card.

In PCMCIA configuration, this command only runs on the Card which is addressed by the Drive/Head register when the command is issued. This is because PCMCIA Card interface does not allow for direct inter-drive communication.

In True IDE Mode, the Drive bit is ignored and the diagnostic command is executed by both the Master and the Slave with the Master responding with the status for both devices.

[Table 50](#) defines the Execute Drive Diagnostic command Byte sequence. The Diagnostic codes shown in [Table 51](#) are returned in the Error Register at the end of the command.

**Table 50. Execute Drive Diagnostic**

Bit	7	6	5	4	3	2	1	0
Command (7)	90h							
C/D/H (6)	X		Drive		X			
Cyl High (5)					X			
Cyl Low (4)					X			
Sect Num (3)					X			
Sect Cnt (2)					X			
Feature (1)					X			

**Table 51. Diagnostic Codes**

Code	Error Type
01h	No Error Detected
02h	Formatter Device Error
03h	Sector Buffer Error
04h	ECC Circuitry Error
05h	Controlling Microprocessor Error
8Xh	Slave Error in True IDE Mode

### 10.3 Erase Sector(s) (C0h)

This command is used to pre-erase and condition data sectors prior to a Write Sector Without Erase command or a Write Multiple Without Erase command. There is no data transfer associated with this command but a Write Fault error status can occur. [Table 52](#) defines the Byte sequence of the Erase Sector command.

**Table 52. Erase Sector(s)**

Bit	7	6	5	4	3	2	1	0
Command (7)	C0h							
C/D/H (6)	1	LBA	1	Drive	Head (LBA 27-24)			
Cyl High (5)	Cylinder High (LBA 23-16)							
Cyl Low (4)	Cylinder Low (LBA 15-8)							
Sect Num (3)	Sector Number (LBA 7-0)							
Sect Cnt (2)	Sector Count							
Feature (1)	X							

### 10.4 Identify Drive (ECh)

The Identify Drive command enables the host to receive parameter information from the Card. This command has the same protocol as the Read Sector(s) command. [Table 53](#) defines the Identify Drive command Byte sequence. All reserved bits or Words are zero. [Table 54](#) shows the definition of each field in the Identify Drive Information.

#### 10.4.1 Word 0: General Configuration

This field indicates the general characteristics of the device.

The default value for Word 0 is set to 848Ah. It is recommended that PCMCIA modes of operation report only the 848Ah value as they are always intended as removable devices.

Alternate Configuration Values for Word 0 is 044Ah.

Some operating systems require Bit 6 of Word 0 to be set to '1' (Non-removable device) to use the Card as the root storage device. The Card must be the root storage device when a host completely replaces conventional disk storage with a CompactFlash Card in True IDE mode. To support this requirement and provide capability for any future removable media cards, alternate value of Word 0 is set in True IDE Mode of operation.

#### 10.4.2 Word 1: Default Number of Cylinders

This field contains the number of translated cylinders in the default translation mode. This value will be the same as the number of cylinders.

#### 10.4.3 Word 3: Default Number of Heads

This field contains the number of translated heads in the default translation mode.

**10.4.4 Word 6: Default Number of Sectors per Track**

This field contains the number of sectors per track in the default translation mode.

**10.4.5 Word 7-8: Number of Sectors per Card**

This field contains the number of sectors per Card. This double Word value is also the first invalid address in LBA translation mode.

**10.4.6 Word 10-19: Memory Card Serial Number**

The contents of this field are right justified and padded with spaces (20h).

**10.4.7 Word 23-26: Firmware Revision**

This field contains the revision of the firmware for this product.

**10.4.8 Word 27-46: Model Number**

This field contains the model number for this product and is left justified and padded with spaces (20h).

**10.4.9 Word 47: Read/Write Multiple Sector Count**

This field contains the maximum number of sectors that can be read or written per interrupt using the Read Multiple or Write Multiple commands.

**10.4.10 Word 49: Capabilities**

- Bit 13 Standby Timer: is set to '0' to indicate that the Standby timer operation is defined by the manufacturer.
- Bit 9 LBA support: CompactFlash Memory Cards support LBA mode addressing.
- Bit 8 DMA Support: Read/Write DMA commands are supported.

**10.4.11 Word 51: PIO Data Transfer Cycle Timing Mode**

This field defines the mode for PIO data transfer. For backward compatibility with BIOSs written before Word 64 was defined for advanced modes, a device reports in Word 51, the highest original PIO mode it can support (PIO mode 0, 1 or 2).

Bits 15-8: are set to 02H.

**10.4.12 Word 53: Translation Parameter Valid**

- Bit 1: is set to '1' to indicate that Words 64 to 70 are valid
- Bit 0: is set to '1' to indicate that Words 54 to 58 are valid

**10.4.13 Word 54-56: Current Number of Cylinders, Heads, Sectors/Track**

These fields contains the current number of user addressable Cylinders, Heads, and Sectors/Track in the current translation mode.

#### 10.4.14 Word 57-58: Current Capacity

This field contains the product of the current cylinders, heads and sectors.

#### 10.4.15 Word 59: Multiple Sector Setting

- Bits 15-9 are reserved and must be set to '0'.
- Bit 8 is set to '1', to indicate that the Multiple Sector Setting is valid.
- Bits 7-0 are the current setting for the number of sectors to be transferred for every interrupt, on Read/Write Multiple commands; the only values returned are '00h' or '01h'.

#### 10.4.16 Word 60-61: Total Sectors Addressable in LBA Mode

This field contains the number of sectors addressable for the Card in LBA mode only.

#### 10.4.17 Word 63: Multi-Word DMA transfer

Bits 15 through 8 of Word 63 of the Identify Device parameter information identifies which Multi-Word DMA mode that has been selected by host. Each bit of Word 0 is significant. Only one of these bits can be set to '1' by the CompactFlash Storage Card to indicate the Multi-Word DMA mode which is currently selected:

- Bits 15 to 11 are reserved.
- Bit 10: when set to '1', it indicates that Multi-Word DMA mode 1 has been selected.
- Bit 9: when set to '1', it indicates that Multi-Word DMA mode 1 has been selected.
- Bit 8: when set to '1', it indicates that Multi-Word DMA mode 0 has been selected.

Bits 7 to 0 define the Multi-Word DMA data transfer supported field. Any number of bits may be set to one in this field by the CompactFlash Storage Card to indicate which Multi-Word DMA mode is supported:

- Bit 7 to 3 are reserved.
- Bit 2: when set to '1', it indicates that the CompactFlash Storage Card supports Multi-Word DMA modes 2, 1 and 0.
- Bit 1: when set to '1', it indicates that the CompactFlash Storage Card supports Multi-Word DMA modes 1 and 0.
- Bit 0: when set to '1', it indicates that the CompactFlash Storage Card supports Multi-Word DMA mode 0.

- Note:*
- 1 Selection of Multi-Word DMA modes 3 and above are specific to CompactFlash, and are reported in Word 163.
  - 2 Support for Multi-Word DMA modes 3 and above are specific to CompactFlash are reported in Word 163.

#### 10.4.18 Word 64: Advanced PIO transfer modes supported

This field is bit significant. Any number of bits may be set to '1' in this field by the CompactFlash Memory Card to indicate the advanced PIO modes it is capable of supporting.

- Bits 7-2 are reserved for future advanced PIO modes.
- Bit 1 is set to '1', indicates that the CompactFlash Memory Card supports PIO mode 4.
- Bit 0 is set to '1' to indicate that the CompactFlash Memory Card supports PIO mode 3.

*Note:* Support for PIO modes 5 and above are specific to CompactFlash are reported in Word 163

#### 10.4.19 Word 65: Minimum Multi-Word DMA transfer cycle time

Word 65 of the parameter information of the Identify Device command is defined as the minimum Multi-Word DMA transfer cycle time.

It corresponds to the minimum cycle time for which the Card ensures data integrity during transfers. It is expressed in nanoseconds.

The returned value is '50h' (for Cycle time values refer to [Table 22](#)).

#### 10.4.20 Word 66: Recommended Multi-Word DMA transfer cycle time

Word 66 of the parameter information of the Identify Device command is defined as the recommended Multi-Word DMA transfer cycle time. The returned value is '50h' (for Cycle time values refer to [Table 22](#)).

#### 10.4.21 Word 67: Minimum PIO transfer cycle time without flow control

This field gives the minimum cycle time (in ns) that the host should use for the CompactFlash Memory Card to ensure data integrity during transfers when flow control is not used. The returned value is '50h' (for Cycle time values refer to [Table 22](#)).

#### 10.4.22 Word 68: Minimum PIO transfer cycle time with IORDY

This field gives the minimum cycle time (in ns) supported by the CompactFlash Memory Card to perform data transfers using IORDY flow control. The returned value is '50h' (for Cycle time values refer to [Table 22](#)).

### 10.4.23 Word 163: Advanced True IDE Timing mode capabilities and settings

This word describes the capabilities and current settings for CFA defined Advanced Timing modes using the True IDE interface.

There are four sub-fields that describe the Advanced PIO and Advanced Multi-Word DMA Timing modes supported and selected:

- Bits 2-0: Advanced True IDE PIO Mode supported.  
The returned value is '2h' to indicate that PIO mode 6 is the highest PIO mode supported.
- Bits 5-3: Advanced True IDE Multi-Word DMA mode supported.  
The returned value is '2h' to indicate that Multi-Word DMA mode 4 is the highest Multi-Word DMA mode supported.
- Bits 8-6: Advanced True IDE PIO mode selected.  
These bits indicate the current True IDE PIO mode selected on the Card.
- Bits 11-9: Advanced True IDE Multi-Word DMA mode selected.  
These bits indicate the current True IDE Multi-Word DMA mode selected on the Card.

### 10.4.24 Word 164: Advanced PCMCIA I/O and Memory Timing modes capabilities and settings

This Word describes the capabilities and current settings for CFA defined Advanced Timing modes using the Memory and PCMCIA I/O interface:

- Bits 2-0: maximum Advanced PCMCIA I/O mode supported.  
The returned value is '3h' to indicate that 80ns is the maximum I/O timing mode supported by the Card.
- Bits 5-3: maximum PCMCIA Memory timing mode supported.  
The returned value is '3h' to indicate that 80ns is the maximum PCMCIA Memory timing mode supported by the Card.

**Table 53. Identify Drive**

Bit	7	6	5	4	3	2	1	0
Command (7)	ECh							
C/D/H (6)	X		Drive		X			
Cyl High (5)					X			
Cyl Low (4)					X			
Sect Num (3)					X			
Sect Cnt (2)					X			
Feature (1)					X			

Table 54. Identify Drive Information

Word Address	Default Value	Total Bytes	Data Field Type Information
0	848Ah	2	General Configuration (signature of the CompactFlash Memory Card)
	044Ah	2	Alternate Configuration.
1	XXXXh	2	Default number of cylinders
2	0000h	2	Reserved
3	00XXh	2	Default number of heads
4	0000h	2	Obsolete
5	0000h	2	Obsolete
6	XXXXh	2	Default number of sectors per track
7-8	XXXXh	4	Number of sectors per Card (Word 7 = MSW, Word 8 = LSW)
9	0000h	2	Obsolete
10-19	aaaa	20	Serial number in ASCII (right justified)
20	0000h	2	Obsolete
21	0000h	2	Obsolete
22	0004h	2	Reserved
23-26	aaaa	8	Firmware revision in ASCII. Big Endian Byte Order in Word
27-46	aaaa	40	Model number in ASCII (right justified) Big Endian Byte Order in Word
47	0001h	2	Maximum number of sectors on Read/Write Multiple command
48	0000h	2	Reserved
49	0200h	2	Capabilities
50	0000h	2	Reserved
51	0200h	2	PIO data transfer cycle timing mode
52	0000h	2	Obsolete
53	0003h	2	Field validity
54	XXXXh	2	Current numbers of cylinders
55	XXXXh	2	Current numbers of heads
56	XXXXh	2	Current sectors per track
57-58	XXXXh	4	Current capacity in sectors (LBAs)(Word 57 = LSW, Word 58 = MSW)
59	0100h	2	Multiple sector setting
60-61	XXXXh	4	Total number of sectors addressable in LBA Mode
62	0000h	2	Reserved.

**Table 54. Identify Drive Information (continued)**

Word Address	Default Value	Total Bytes	Data Field Type Information
63	0407h	2	Multi-Word DMA transfer. In PCMCIA mode, this value is '0h'.
64	0003h	2	Advanced PIO modes supported
65	0050h	2	Minimum Multi-Word DMA transfer cycle time per Word. In PCMCIA mode this value is '0h'.
66	0050h	2	Recommended Multi-Word DMA transfer cycle time. In PCMCIA mode this value is '0h'.
67	0050h	2	Minimum PIO transfer cycle time without flow control
68	0050h	2	Minimum PIO transfer cycle time with IORDY flow control
69-128	0000h	120	Reserved
129-159	0000h	62	manufacturer unique Bytes
160-162	0000h	4	Reserved
163	0492h	2	CF Advanced True IDE Timing Mode Capability and Setting
164	001Bh	2	CF Advanced PCMCIA I/O and Memory Timing Mode Capability
165-255	0000h	190	Reserved

## 10.5 Idle (97h or E3h)

This command causes the Card to set BSY, enter the Idle mode, clear BSY and generate an interrupt. If the sector count is non-zero, it is interpreted as a timer count (each count is 5ms) and the automatic power down mode is enabled. If the sector count is zero, the automatic power down mode is disabled. Note that this time base (5ms) is different from the ATA specification. [Table 55](#) defines the Byte sequence of the Idle command.

**Table 55. Idle**

Bit	7	6	5	4	3	2	1	0
Command (7)	97h or E3h							
C/D/H (6)		X		Drive			X	
Cyl High (5)					X			
Cyl Low (4)					X			
Sect Num (3)					X			
Sect Cnt (2)						Timer Count (5ms increments)		
Feature (1)					X			



## 10.6 Idle Immediate (95h or E1h)

This command causes the Card to set BSY, enter the Idle mode, clear BSY and generate an interrupt. [Table 56](#) defines the Idle Immediate command Byte sequence.

**Table 56. Idle Immediate**

Bit	7	6	5	4	3	2	1	0
Command (7)	95h or E1h							
C/D/H (6)	X			Drive	X			
Cyl High (5)					X			
Cyl Low (4)					X			
Sect Num (3)					X			
Sect Cnt (2)					X			
Feature (1)					X			

## 10.7 Initialize Drive Parameters (91h)

This command enables the host to set the number of sectors per track and the number of heads per cylinder. Only the Sector Count and the Card/Drive/Head registers are used by this command. [Table 57](#) defines the Initialize Drive Parameters command Byte sequence.

**Table 57. Initialize Drive Parameters**

Bit	7	6	5	4	3	2	1	0
Command (7)	91h							
C/D/H (6)	X	0	X	Drive	Max Head (no. of heads 1)			
Cyl High (5)					X			
Cyl Low (4)					X			
Sect Num (3)					X			
Sect Cnt (2)	Number of Sectors							
Feature (1)					X			

## 10.8 NOP (00h)

This command always fails with the CompactFlash Memory Card returning command aborted. [Table 58](#) defines the Byte sequence of the NOP command.

**Table 58. NOP**

Bit	7	6	5	4	3	2	1	0
Command (7)	00h							
C/D/H (6)	X		Drive		X			
Cyl High (5)					X			
Cyl Low (4)					X			
Sect Num (3)					X			
Sect Cnt (2)					X			
Feature (1)					X			

## 10.9 Read Buffer (E4h)

The Read Buffer command enables the host to read the current contents of the Card's sector buffer. This command has the same protocol as the Read Sector(s) command. [Table 59](#) defines the Read Buffer command Byte sequence.

**Table 59. Read Buffer**

Bit	7	6	5	4	3	2	1	0
Command (7)	E4h							
C/D/H (6)	X		Drive		X			
Cyl High (5)					X			
Cyl Low (4)					X			
Sect Num (3)					X			
Sect Cnt (2)					X			
Feature (1)					X			

## 10.10 Read DMA (C8h)

This command uses Multi-Word DMA mode to read from 1 to 256 sectors as specified in the Sector Count register. If the sector count is set to '0', 256 sectors will be read by issuing a Read DMA command.

Data transfer begins at the sector specified in the Sector Number Register. When the Read DMA command is issued, the CompactFlash Card asserts BSY, and transfers all or part of the sector data in the buffer. The Card can then set DRQ and clear BSY, although it is not required.

The Card asserts DMARQ when data are available to be transferred. The host then reads the 512\*sector-count Bytes of data from the Card using DMA protocol. When DMARQ is asserted, the host asserts -DMACK to notify it is ready to transfer data, and asserts -IORD once for each 16 bit Word to be transferred.

Interrupts are not generated for each sector transfer, but when all sectors have been transferred or when an error occurred during the operation.

An Abort error is returned by the Card when a Read DMA command is sent by the host and the 8-bit transfer mode has been enabled by the Set Features command.

[Table 60](#) defines the Read DMA command Byte sequence.

**Table 60. Read DMA**

Bit	7	6	5	4	3	2	1	0
Command (7)	C8h							
C/D/H (6)	LBA			Drive	Head (LBA 27-24)			
Cyl High (5)	Cylinder High (LBA 23-16)							
Cyl Low (4)	Cylinder Low (LBA 15-8)							
Sect Num (3)	Sector Number (LBA 7-0)							
Sect Cnt (2)	Sector Count							
Feature (1)	X							

## 10.11 Read Multiple (C4h)

The Read Multiple command performs similarly to the Read Sectors command. Interrupts are not generated on every sector, but on the transfer of a block which contains the number of sectors defined by a Set Multiple command.

Command execution is identical to the Read Sectors operation except that the number of sectors defined by a Set Multiple command are transferred without intervening interrupts. DRQ qualification of the transfer is required only at the start of the data block, not on each sector.

The block count of sectors to be transferred without intervening interrupts is programmed by the Set Multiple Mode command, which must be executed prior to the Read Multiple command. When the Read Multiple command is issued, the Sector Count Register contains the number of sectors (not the number of blocks or the block count) requested. If the number of requested sectors is not evenly divisible by the block count, as many full blocks as possible are transferred, followed by a final, partial block transfer. The partial block transfer is for  $n$  sectors, where:

$$n = (\text{sector count}) \text{ module } (\text{block count}).$$

If the Read Multiple command is attempted before the Set Multiple Mode command has been executed or when Read Multiple commands are disabled, the Read Multiple operation is rejected with an Aborted Command error. Disk errors encountered during Read Multiple commands are posted at the beginning of the block or partial block transfer, but DRQ is still set and the data transfer will take place as it normally would, including transfer of corrupted data, if any.

Interrupts are generated when DRQ is set at the beginning of each block or partial block. The error reporting is the same as that on a Read Sector(s) Command. This command reads from 1 to 256 sectors as specified in the Sector Count register. A sector count of 0 requests 256 sectors. The transfer begins at the sector specified in the Sector Number Register.

If an error occurs, the read terminates at the sector where the error occurred. The Command Block Registers contain the cylinder, head and sector number of the sector where the error occurred. The flawed data are pending in the sector buffer.

Subsequent blocks or partial blocks are transferred only if the error was a correctable data error. All other errors cause the command to stop after transfer of the block which contained the error.

[Table 61](#) defines the Read Multiple command Byte sequence.

**Table 61. Read Multiple**

Bit	7	6	5	4	3	2	1	0
Command (7)	C4h							
C/D/H (6)	1	LBA	1	Drive	Head (LBA 27-24)			
Cyl High (5)	Cylinder High (LBA 23-16)							
Cyl Low (4)	Cylinder Low (LBA 15-8)							
Sect Num (3)	Sector Number (LBA 7-0)							
Sect Cnt (2)	Sector Count							
Feature (1)	X							

## 10.12 Read Sector(s) (20h or 21h)

This command reads from 1 to 256 sectors as specified in the Sector Count register. A sector count of 0 requests 256 sectors. The transfer begins at the sector specified in the Sector Number Register. When this command is issued and after each sector of data (except the last one) has been read by the host, the Card sets BSY, puts the sector of data in the buffer, sets DRQ, clears BSY, and generates an interrupt. The host then reads the 512 Bytes of data from the buffer.

If an error occurs, the read terminates at the sector where the error occurred. The Command Block Registers contain the cylinder, head, and sector number of the sector where the error occurred. The flawed data are pending in the sector buffer. [Table 62](#) defines the Read Sector command Byte sequence.

**Table 62. Read Sector(s)**

Bit	7	6	5	4	3	2	1	0
Command (7)	20h or 21h							
C/D/H (6)	1	LBA	1	Drive	Head (LBA 27-24)			
Cyl High (5)	Cylinder High (LBA 23-16)							
Cyl Low (4)	Cylinder Low (LBA 15-8)							
Sect Num (3)	Sector Number (LBA 7-0)							
Sect Cnt (2)	Sector Count							
Feature (1)	X							

## 10.13 Read Verify Sector(s) (40h or 41h)

This command is identical to the Read Sectors command, except that DRQ is never set and no data is transferred to the host. When the command is accepted, the Card sets BSY. When the requested sectors have been verified, the Card clears BSY and generates an interrupt.

If an error occurs, the verify terminates at the sector where the error occurs. The Command Block Registers contain the cylinder, head and sector number of the sector where the error occurred. The Sector Count Register contains the number of sectors not yet verified.

[Table 63](#) defines the Read Verify Sector command Byte sequence.

**Table 63. Read Verify Sector(s)**

Bit	7	6	5	4	3	2	1	0
Command (7)	40h or 41h							
C/D/H (6)	1	LBA	1	Drive	Head (LBA 27-24)			
Cyl High (5)	Cylinder High (LBA 23-16)							
Cyl Low (4)	Cylinder Low (LBA 15-8)							
Sect Num (3)	Sector Number (LBA 7-0)							
Sect Cnt (2)	Sector Count							
Feature (1)	X							

## 10.14 Recalibrate (1Xh)

This command is effectively a NOP command to the Card and is provided for compatibility purposes. [Table 64](#) defines the Recalibrate command Byte sequence.

**Table 64. Recalibrate**

Bit	7	6	5	4	3	2	1	0
Command (7)	1Xh							
C/D/H (6)	1	LBA	1	Drive	X			
Cyl High (5)	X							
Cyl Low (4)	X							
Sect Num (3)	X							
Sect Cnt (2)	X							
Feature (1)	X							

## 10.15 Request Sense (03h)

This command requests extended error information for the previous command. [Table 65](#) defines the Request Sense command Byte sequence. [Table 66](#) defines the valid extended error codes. The extended error code is returned to the host in the Error Register.

**Table 65. Request Sense**

Bit	7	6	5	4	3	2	1	0	
Command (7)	03h								
C/D/H (6)	1	X	1	Drive	X				
Cyl High (5)					X				
Cyl Low (4)					X				
Sect Num (3)					X				
Sect Cnt (2)					X				
Feature (1)					X				

**Table 66. Extended Error Codes**

Extended Error Code	Description
00h	No Error Detected
01h	Self Test OK (No Error)
09h	Miscellaneous Error
21h	Invalid Address (Requested Head or Sector Invalid)
2Fh	Address Overflow (Address Too Large)
35h, 36h	Supply or generated Voltage Out of Tolerance
11h	Uncorrectable ECC Error
18h	Corrected ECC Error
05h, 30-34h, 37h, 3Eh	Self Test or Diagnostic Failed
10h, 14h	ID Not Found
3Ah	Spare Sectors Exhausted
1Fh	Data Transfer Error / Aborted Command
0Ch, 38h, 3Bh, 3Ch, 3Fh	Corrupted Media Format
03h	Write / Erase Failed

## 10.16 Seek (7Xh)

This command is effectively a NOP command to the Card although it does perform a range check of cylinder and head or LBA address and returns an error if the address is out of range. [Table 67](#) shows the Seek command Byte sequence.

**Table 67. Seek**

Bit	7	6	5	4	3	2	1	0
Command (7)	7Xh							
C/D/H (6)	1	LBA	1	Drive	Head (LBA 27-24)			
Cyl High (5)	Cylinder High (LBA 23-16)							
Cyl Low (4)	Cylinder Low (LBA 15-8)							
Sect Num (3)	X (LBA 7-0)							
Sect Cnt (2)	X							
Feature (1)	X							

## 10.17 Set Features (EFh)

This command is used by the host to establish or select certain features. [Table 68](#) shows the Set Features command Byte sequence. [Table 69](#) defines all features that are supported.

- Features 01h and 81h are used to enable and clear 8 bit data transfer modes in True IDE Mode. If the 01h feature command is issued all data transfers will occur on the D7-D0 data lines and the  $\text{-IOIS16}$  signal will not be asserted for data register accesses. The host must not enable this feature for DMA transfers.
- Feature 03h allows the host to select the PIO or the Multi-Word DMA transfer mode. The number of sectors to be transferred must be specified in the Sector Count register (see [Table 70](#) for values). The upper 5 bits define the type of transfer and the lower 3 bits encode the transfer mode. Only one PIO mode and one Multi-Word mode can be selected at a time. The host can change the selected mode by issuing the Set Features command.
- Feature code 9Ah allows the host to configure the Card to best meet the host system power requirements. The host programs the Sector Count register to a value that is equal to one-fourth of the desired maximum average current (in mA) that the Card should consume. For example, if the Sector Count register is set to '6', the Card must be configured to provide the best possible performance without exceeding 24 mA. Upon completion of the command, the Card replies to the host with the range of values that it supports. The minimum value is set in the Cylinder Low Register, and the maximum value is set in the Cylinder Hi register. After power-up, the Card defaults to operate at the highest performance and therefore in the highest current mode. Values outside this programmable range are accepted by the card. However, the Card will operate either at the lowest power or highest performance as appropriate.



**Table 68. Set Features**

Bit	7	6	5	4	3	2	1	0
Command (7)	EFh							
C/D/H (6)	X		Drive		X			
Cyl High (5)					X			
Cyl Low (4)					X			
Sect Num (3)					X			
Sect Cnt (2)					Config			
Feature (1)					Feature			

**Table 69. Features Supported**

Feature	Operation
01h	Enable 8-bit data transfers.
03h	Set transfer mode based on value in Sector Count register.
55h	Disable Read Look Ahead.
69h	NOP Accepted for backward compatibility.
81h	Disable 8 bit data transfer.
96h	NOP Accepted for backward compatibility.
97h	Accepted for backward compatibility. Use of this Feature is not recommended.
9Ah	Set the host current source capability. Allows trade-off between current drawn and read/write speed.

**Table 70. Transfer Mode Values**

Mode	Bits (7:3)	Bits (2:0)
PIO default mode	00000b	000b
PIO default mode, disable IORDY	00000b	001b
PIO flow control transfer mode	00001b	Mode <sup>(1)</sup>
Reserved	00010b	N/A
Multi-Word DMA mode	00100b	Mode

1. Mode = transfer mode number

## 10.18 Set Multiple Mode (C6h)

This command enables the Card to perform Read and Write Multiple operations and establishes the block count for these commands. The Sector Count Register is loaded with the number of sectors per block. Upon receipt of the command, the Card sets BSY and checks the Sector Count Register.

If the Sector Count Register contains a valid value and the block count is supported, the value is loaded for all subsequent Read Multiple and Write Multiple commands and execution is enabled. If a block count is not supported, an Aborted Command error is posted, and Read Multiple and Write Multiple commands are disabled. If the Sector Count Register contains '0' when the command is issued, Read and Write Multiple commands are disabled. At power on the default mode is Read and Write Multiple disabled, unless it is disabled by a Set Feature command. [Table 71](#) defines the Set Multiple Mode command Byte sequence.

**Table 71. Set Multiple Mode**

Bit	7	6	5	4	3	2	1	0
Command (7)	C6h							
C/D/H (6)	X		Drive		X			
Cyl High (5)					X			
Cyl Low (4)					X			
Sect Num (3)					X			
Sect Cnt (2)	Sector Count							
Feature (1)					X			

## 10.19 Set Sleep Mode (99h or E6h)

This command causes the CompactFlash Memory Card to set BSY, enter the Sleep mode, clear BSY and generate an interrupt. Recovery from sleep mode is accomplished by simply issuing another command. Sleep mode is also entered when internal timers expire so the host does not need to issue this command except when it wishes to enter Sleep mode immediately. The default value for the timer is 5 milliseconds. Note that this time base (5ms) is different from the ATA Specification. [Table 72](#) defines the Set Sleep Mode command Byte sequence.

**Table 72. Set Sleep Mode**

Bit	7	6	5	4	3	2	1	0	
Command (7)	99h or E6h								
C/D/H (6)	X			Drive		X			
Cyl High (5)					X				
Cyl Low (4)					X				
Sect Num (3)					X				
Sect Cnt (2)					X				
Feature (1)					X				

## 10.20 Standby (96h or E2)

This command causes the Card to set BSY, enter the Sleep mode (which corresponds to the ATA 'Standby' Mode), clear BSY and return the interrupt immediately. Recovery from Sleep mode is accomplished by issuing another command. [Table 73](#) defines the Standby command Byte sequence.

**Table 73. Standby**

Bit	7	6	5	4	3	2	1	0	
Command (7)	96h or E2h								
C/D/H (6)	X			Drive		X			
Cyl High (5)					X				
Cyl Low (4)					X				
Sect Num (3)					X				
Sect Cnt (2)					X				
Feature (1)					X				

## 10.21 Standby Immediate (94h or E0h)

This command causes the Card to set BSY, enter the Sleep mode (which corresponds to the ATA Standby Mode), clear BSY and return the interrupt immediately.

Recovery from Sleep mode is accomplished by issuing another command. [Table 74](#) defines the Standby Immediate Byte sequence.

**Table 74. Standby Immediate**

Bit	7	6	5	4	3	2	1	0
Command (7)	94h or E0h							
C/D/H (6)	X			Drive		X		
Cyl High (5)					X			
Cyl Low (4)					X			
Sect Num (3)					X			
Sect Cnt (2)					X			
Feature (1)					X			

## 10.22 Translate Sector (87h)

This command allows the host a method of determining the exact number of times a user sector has been erased and programmed. The controller responds with a 512 Byte buffer of information containing the desired cylinder, head and sector, including its Logical Address, and the Hot Count, if available, for that sector. [Table 75](#) defines the Translate Sector command Byte sequence. [Table 76](#) represents the information in the buffer.

**Table 75. Translate Sector**

Bit	7	6	5	4	3	2	1	0
Command (7)	87h							
C/D/H (6)	1	LBA	1	Drive	Head (LBA 27-24)			
Cyl High (5)	Cylinder High (LBA 23-16)							
Cyl Low (4)	Cylinder Low (LBA 15-8)							
Sect Num (3)	Sector Number (LBA 7-0)							
Sect Cnt (2)					X			
Feature (1)					X			

**Table 76. Translate Sector Information**

Address	Information
00h-01h	Cylinder MSB (00), Cylinder LSB (01)
02h	Head
03h	Sector
04-06h	LBA MSB (04) - LSB (06)
07-12h	Reserved
13h	Erased Flag (FFh) = Erased; 00h = Not Erased
14h-17h	Reserved
18h-1Ah	Hot Count MSB (18) - LSB (1A); 0 = Hot Count not supported
1Bh-1FFh	Reserved

## 10.23 Wear Level (F5h)

This command is effectively a NOP command and only implemented for backward compatibility. The Sector Count Register will always be returned with a '00h' indicating Wear Level is not needed.

[Table 77](#) defines the Wear Level command Byte sequence.

**Table 77. Wear level**

Bit	7	6	5	4	3	2	1	0
Command (7)	F5h							
C/D/H (6)	X			Drive	Flag			
Cyl High (5)					X			
Cyl Low (4)					X			
Sect Num (3)					X			
Sect Cnt (2)	Completion Status							
Feature (1)					X			

## 10.24 Write Buffer (E8h)

The Write Buffer command enables the host to overwrite contents of the Card's sector buffer with any data pattern desired. This command has the same protocol as the Write Sector(s) command and transfers 512 Bytes.

[Table 78](#) defines the Write Buffer command Byte sequence.

**Table 78. Write Buffer**

Bit	7	6	5	4	3	2	1	0
Command (7)	E8h							
C/D/H (6)	X			Drive	X			
Cyl High (5)					X			
Cyl Low (4)					X			
Sect Num (3)					X			
Sect Cnt (2)					X			
Feature (1)					X			

## 10.25 Write DMA (CAh)

This command uses DMA mode to write from 1 to 256 sectors as specified in the Sector Count register. If the sector count is set to '0', 256 sectors will be read by issuing a Read DMA command.

The transfer begins at the sector specified in the Sector Number Register. When the Write DAM command is issued, the CompactFlash Storage Card asserts BSY and transfers all or part of the sector data in the buffer. The Card can then set DRQ and clear BSY, although it is not required.

The Card asserts DMARQ when data are available to be transferred. The host then writes the 512\*sector-count Bytes of data to the Card using the DMA protocol. When DMARQ is asserted by the Card, the host asserts -DMACK to notify that it is ready to transfer data, and asserts -IOWR once for each 16 bit Word to be transferred.

Interrupts are not generated for each sector transfer, but when all sectors have been transferred or when an error occurred during the operation.

An Abort error is returned by the Card when a Write DMA command is sent by the host and the 8-bit transfer mode has been enabled by the Set Features command.

[Table 79](#) defines the Write DMA command Byte sequence.

**Table 79. Write DMA**

Bit	7	6	5	4	3	2	1	0
Command (7)	CAh							
C/D/H (6)	LBA			Drive	Head (LBA 27-24)			
Cyl High (5)	Cylinder High (LBA 23-16)							
Cyl Low (4)	Cylinder Low (LBA 15-8)							
Sect Num (3)	Sector Number (LBA 7-0)							
Sect Cnt (2)	Sector Count							
Feature (1)	X							

## 10.26 Write Multiple Command (C5h)

This command is similar to the Write Sectors command. The Card sets BSY within 400ns of accepting the command. Interrupts are not presented on each sector but on the transfer of a block which contains the number of sectors defined by Set Multiple. Command execution is identical to the Write Sectors operation except that the number of sectors defined by the Set Multiple command is transferred without intervening interrupts.

DRQ qualification of the transfer is required only at the start of the data block, not on each sector. The block count of sectors to be transferred without intervening interrupts is programmed by the Set Multiple Mode command, which must be executed prior to the Write Multiple command.

When the Write Multiple command is issued, the Sector Count Register contains the number of sectors (not the number of blocks or the block count) requested. If the number of requested sectors is not evenly divisible by the sector/block, as many full blocks as possible are transferred, followed by a final, partial block transfer. The partial block transfer is for  $n$  sectors, where:

$$n = (\text{sector count}) \text{ module } (\text{block count}).$$

If the Write Multiple command is attempted before the Set Multiple Mode command has been executed or when Write Multiple commands are disabled, the Write Multiple operation will be rejected with an aborted command error.

Errors encountered during Write Multiple commands are posted after the attempted writes of the block or partial block transferred. The Write command ends with the sector in error, even if it is in the middle of a block. Subsequent blocks are not transferred in the event of an error. Interrupts are generated when DRQ is set at the beginning of each block or partial block.

The Command Block Registers contain the cylinder, head and sector number of the sector where the error occurred and the Sector Count Register contains the residual number of sectors that need to be transferred for successful completion of the command. For example, each block has 4 sectors, a request for 8 sectors is issued and an error occurs on the third sector. The Sector Count Register contains 6 and the address is that of the third sector.

Note: The current revision of the CompactFlash Memory Card only supports a block count of 1 as indicated in the Identify Drive Command information. The Write Multiple command is provided for compatibility with future products which may support a larger block count.

[Table 80](#) defines the Write Multiple command Byte sequence.

**Table 80. Write Multiple**

Bit	7	6	5	4	3	2	1	0
Command (7)	C5h							
C/D/H (6)	1	LBA	1	Drive	Head			
Cyl High (5)	Cylinder High							
Cyl Low (4)	Cylinder Low							
Sect Num (3)	Sector Number							
Sect Cnt (2)	Sector Count							
Feature (1)	X							

## 10.27 Write Multiple without Erase (CDh)

This command is similar to the Write Multiple command with the exception that an implied erase before write operation is not performed. The sectors should be pre-erased with the Erase Sector(s) command before this command is issued. [Table 81](#) defines the Write Multiple without Erase command Byte sequence.

**Table 81. Write Multiple without Erase**

Bit	7	6	5	4	3	2	1	0
Command (7)	CDh							
C/D/H (6)	X	LBA	1	Drive	Head			
Cyl High (5)	Cylinder High							
Cyl Low (4)	Cylinder Low							
Sect Num (3)	Sector Number							
Sect Cnt (2)	Sector Count							
Feature (1)	X							

## 10.28 Write Sector(s) (30h or 31h)

This command writes from 1 to 256 sectors as specified in the Sector Count Register. A sector count of zero requests 256 sectors. The transfer begins at the sector specified in the Sector Number Register. When this command is accepted, the Card sets BSY, sets DRQ and clears BSY, then waits for the host to fill the sector buffer with the data to be written. No interrupt is generated to start the first host transfer operation. No data should be transferred by the host until BSY has been cleared by the host.

For multiple sectors, after the first sector of data is in the buffer, BSY will be set and DRQ will be cleared. After the next buffer is ready for data, BSY is cleared, DRQ is set and an interrupt is generated. When the final sector of data is transferred, BSY is set and DRQ is cleared. It will remain in this state until the command is completed at which time BSY is cleared and an interrupt is generated. If an error occurs during a write of more than one sector, writing terminates at the sector where the error occurred. The Command Block Registers contain the cylinder, head and sector number of the sector where the error occurred. The host may then read the command block to determine what error has occurred, and on which sector. [Table 82](#) defines the Write Sector(s) command Byte sequence.



**Table 82. Write Sector(s)**

Bit	7	6	5	4	3	2	1	0
Command (7)	30h or 31h							
C/D/H (6)	1	LBA	1	Drive	Head (LBA 27-24)			
Cyl High (5)	Cylinder High (LBA 23-16)							
Cyl Low (4)	Cylinder Low (LBA 15-8)							
Sect Num (3)	Sector Number (LBA 7-0)							
Sect Cnt (2)	Sector Count							
Feature (1)	X							

## 10.29 Write Sector(s) without Erase (38h)

This command is similar to the Write Sector(s) command with the exception that an implied erase before write operation is not performed. This command has the same protocol as the Write Sector(s) command. The sectors should be pre-erased with the Erase Sector(s) command before this command is issued. If the sector is not pre-erased a normal write sector operation will occur. [Table 83](#) defines the Write Sector(s) without Erase command Byte sequence.

**Table 83. Write Sector(s) without Erase**

Bit	7	6	5	4	3	2	1	0
Command (7)	38h							
C/D/H (6)	1	LB A	1	Drive	Head (LBA 27-24)			
Cyl High (5)	Cylinder High (LBA 23-16)							
Cyl Low (4)	Cylinder Low (LBA 15-8)							
Sect Num (3)	Sector Number (LBA 7-0)							
Sect Cnt (2)	Sector Count							
Feature (1)	X							

### 10.30 Write Verify (3Ch)

This command is similar to the Write Sector(s) command, except each sector is verified immediately after being written. This command has the same protocol as the Write Sector(s) command. [Table 84](#) defines the Write Verify command Byte sequence.

**Table 84. Write Verify**

Bit	7	6	5	4	3	2	1	0
Command (7)	3Ch							
C/D/H (6)	1	LBA	1	Drive	Head (LBA 27-24)			
Cyl High (5)	Cylinder High (LBA 23-16)							
Cyl Low (4)	Cylinder Low (LBA 15-8)							
Sect Num (3)	Sector Number (LBA 7-0)							
Sect Cnt (2)	Sector Count							
Feature (1)	X							

## 11 CIS information (typical)

-----

0000: Code 01, link 04  
DF 79 01 FF

-----

- Tuple CISTPL\_DEVICE (01), length 4 (04)
- Device type is FUNCSPEC
- Extended speed byte used
- Device speed is 80ns
- Write protect switch is not in control
- Device size is 2K bytes

-----

000C: Code 1C, link 05  
02 DF 79 01 FF

-----

- Tuple CISTPL\_DEVICE\_OC (1C), length 5 (05)
- Device conditions:  $V_{CC} = 3.3V$
- Device type is FUNCSPEC
- Extended speed byte used
- Device speed is 80ns
- Write protect switch is not in control
- Device size is 2K bytes

-----

001A: Code 18, link 02  
DF 01

-----

- Tuple CISTPL\_JEDEC\_C (18), length 2 (02)
- Device 0 JEDEC id: Manufacturer DF, ID 01

-----

0022: Code 20, link 04  
0A 00 00 00

-----

- Tuple CISTPL\_MANFID (20), length 4 (04)
- Manufacturer # 0x000A hardware rev 0.00

-----

002E: Code 15, link 12  
04 01 53 54 4D 00 53 54 4D 2D x x x x 42 00  
00 FF

```
-----
- Tuple CISTPL_VERS_1 (15), length 18 (12)
- Major version 4, minor version 1
- Product Information: Manufacturer: "STM",
- Product name: "STM-xxxxB"
-----
0056: Code 21, link 02
04 01
-----
- Tuple CISTPL_FUNCID (21), length 2 (02)
- Function code 04 (Fixed Disk), system init 01
-----
005E: Code 22, link 02
01 01
-----
- Tuple CISTPL_FUNCE (22), length 2 (02)
- This is a PC Card ATA Disk
-----
0066: Code 22, link 03
02 0C 0F
-----
- Tuple CISTPL_FUNCE (22), length 3 (03)
- VPP is not required
- This is a silicon device
- Identify Drive Model/Serial Number is guaranteed unique
- Low-Power Modes supported: Sleep Standby Idle
- Drive automatically minimizes power
- All modes include 3F7 or 377
- Index bit is not supported
- -IOIS16 is unspecified in Twin configurations
-----
0070: Code 1A, link 05
01 03 00 02 0F
-----
- Tuple CISTPL_CONFIG (1A), length 5 (05)
- Last valid configuration index is 3
- Configuration Register Base Address is 200
- Configuration Registers Present: Configuration Option Register at 200
- Card Configuration and Status Register at 202
- Pin Replacement Register at 204
- Socket and Copy Register at 206
```

-----

007E: Code 1B, link 08  
 C0 C0 A1 01 55 08 00 20

-----

- Tuple CISTPL\_CFTABLE\_ENTRY (1B), length 8 (08)
- Configuration Table Index is 00 (default)
- Interface type is Memory
- BVDs not active, WP not active, RdyBsy active
- Wait signal support required
- V<sub>CC</sub> Power Description: Nom V = 5.0 V
- map 2048 bytes of memory to Card address 0
- Miscellaneous Features: Max Twins 0, -Audio, -ReadOnly, +PowerDown

-----

0092: Code 1B, link 06  
 00 01 21 B5 1E 4D

-----

- Tuple CISTPL\_CFTABLE\_ENTRY (1B), length 6 (06)
- Configuration Table Index is 00
- V<sub>CC</sub> Power Description: Nom V = 3.30 V, Peak I = 45.0 mA

-----

00A2: Code 1B, link 0A  
 C1 41 99 01 55 64 F0 FF FF 20

-----

- Tuple CISTPL\_CFTABLE\_ENTRY (1B), length 10 (0A)
- Configuration Table Index is 01 (default)
- Interface type is I/O
- BVDs not active, WP not active, RdyBsy active
- Wait signal support not required
- V<sub>CC</sub> Power Description: Nom V = 5.0 V
- Decode 4 I/O lines, bus size 8 or 16
- IRQ may be shared, pulse and level mode interrupts are supported
- Interrupts in mask FFFF are supported
- Miscellaneous Features: Max Twins 0, -Audio, -ReadOnly, +PowerDown

-----

00BA: Code 1B, link 06  
 01 01 21 B5 1E 4D

-----

Tuple CISTPL\_CFTABLE\_ENTRY (1B), length 6 (06)

Configuration Table Index is 01

V<sub>CC</sub> Power Description: Nom V = 3.30 V,

Peak I = 45.0 mA

-----

00CA: Code 1B, link 0F

C2 41 99 01 55 EA 61 F0 01 07 F6 03 01 EE 20

-----

- Tuple CISTPL\_CFTABLE\_ENTRY (1B), length 15 (0F)
- Configuration Table Index is 02 (default)
- Interface type is I/O
- BVDs not active, WP not active, RdyBsy active
- Wait signal support not required
- V<sub>CC</sub> Power Description:
- Nom V = 5.0 V
- Decode 10 I/O lines, bus size 8 or 16
- I/O block at 01F0, length 8
- I/O block at 03F6, length 2
- IRQ may be shared, pulse and level mode interrupts are supported
- Only IRQ14 is supported
- Miscellaneous Features: Max Twins 0, -Audio, -ReadOnly, +PowerDown

-----

00EC: Code 1B, link 06

02 01 21 B5 1E 4D

-----

- Tuple CISTPL\_CFTABLE\_ENTRY (1B), length 6 (06)
- Configuration Table Index is 02
- V<sub>CC</sub> Power Description: Nom V = 3.30 V, Peak I = 45.0 mA

-----

00FC: Code 1B, link 0F

C3 41 99 01 55 EA 61 70 01 07 76 03 01 EE 20

-----

- Tuple CISTPL\_CFTABLE\_ENTRY (1B), length 15 (0F)
- Configuration Table Index is 03 (default)
- Interface type is I/O
- BVDs not active, WP not active, RdyBsy active
- Wait signal support not required
- V<sub>CC</sub> Power Description: Nom V = 5.0 V
- Decode 10 I/O lines, bus size 8 or 16
- I/O block at 0170, length 8
- I/O block at 0376, length 2
- IRQ may be shared, pulse and level mode interrupts are supported
- Only IRQ14 is supported
- Miscellaneous Features: Max Twins 0, -Audio, -ReadOnly, +PowerDown

-----

011E: Code 1B, link 06

03 01 21 B5 1E 4D

-----

- Tuple CISTPL\_CFTABLE\_ENTRY (1B), length 6 (06)
- Configuration Table Index is 03
- V<sub>CC</sub> Power Description: Nom V = 3.30 V, Peak I = 45.0 mA

-----

012E: Code 14, link 00

-----

- Tuple CISTPL\_NO\_LINK (14), length 0 (00)

-----


0134: Code FF

-----

- Tuple CISTPL\_END (FF)

## 12 Package mechanical

Figure 10. Type I CompactFlash Memory Card Dimensions





## 13 Part numbering

**Table 85. Ordering Information Scheme**

Example:	SMC	01G	B	F	Y	6	E
<b>Memory Card Standard</b>							
SMC = Storage Medium, CompactFlash							
<b>Density</b>							
032 = 32 MBytes							
064 = 64 MBytes							
128 = 128 MBytes							
256 = 256 MBytes							
512 = 512 MBytes							
01G = 1 GBytes							
02G = 2 GBytes							
04G = 4 GBytes							
<b>Options of the Standard</b>							
B = CF Type SM222							
<b>Memory Type</b>							
F = Flash Memory							
<b>Card Version</b>							
Y = Version depending on device technology							
<b>Temperature Range</b>							
6 = -40 to 85°C							
<b>Packing</b>							
Blank = Standard Packing (tray)							
E = Lead-Free Package, Standard Packing (tray)							

*Note:* Other digits may be added to the ordering code for pre-programmed parts or other options.

Devices are shipped from the factory with the memory content bits erased to '1'. For further information on any aspect of the device, please contact your nearest ST Sales Office.

## 14 Revision history

Table 86. Document Revision History

Date	Version	Revision Details
22-Sep-2006	1	Initial release.
27-Oct-2006	2	Sustained write and read performances changed to 12.5MB/s and 19MB/s, respectively. <i>Table 2: System Performance</i> and <i>Table 3: Current Consumption</i> updated. Sectors_card and total addressable capacity updated for SMC04GBF in <i>Table 6: CF capacity specification</i> . <i>Table 11: Input Power</i> updated. <i>Note 1</i> updated below <i>Figure 7: I/O Write waveforms</i> . Read Byte Access Configuration CF+ (8 bits) mode removed from <i>Table 32: Attribute Memory Function</i> .

**Please Read Carefully:**

Information in this document is provided solely in connection with ST products. STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, modifications or improvements, to this document, and the products and services described herein at any time, without notice.

All ST products are sold pursuant to ST's terms and conditions of sale.

Purchasers are solely responsible for the choice, selection and use of the ST products and services described herein, and ST assumes no liability whatsoever relating to the choice, selection or use of the ST products and services described herein.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted under this document. If any part of this document refers to any third party products or services it shall not be deemed a license grant by ST for the use of such third party products or services, or any intellectual property contained therein or considered as a warranty covering the use in any manner whatsoever of such third party products or services or any intellectual property contained therein.

**UNLESS OTHERWISE SET FORTH IN ST'S TERMS AND CONDITIONS OF SALE ST DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY WITH RESPECT TO THE USE AND/OR SALE OF ST PRODUCTS INCLUDING WITHOUT LIMITATION IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE (AND THEIR EQUIVALENTS UNDER THE LAWS OF ANY JURISDICTION), OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.**

**UNLESS EXPRESSLY APPROVED IN WRITING BY AN AUTHORIZED ST REPRESENTATIVE, ST PRODUCTS ARE NOT RECOMMENDED, AUTHORIZED OR WARRANTED FOR USE IN MILITARY, AIR CRAFT, SPACE, LIFE SAVING, OR LIFE SUSTAINING APPLICATIONS, NOR IN PRODUCTS OR SYSTEMS WHERE FAILURE OR MALFUNCTION MAY RESULT IN PERSONAL INJURY, DEATH, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE. ST PRODUCTS WHICH ARE NOT SPECIFIED AS "AUTOMOTIVE GRADE" MAY ONLY BE USED IN AUTOMOTIVE APPLICATIONS AT USER'S OWN RISK.**

Resale of ST products with provisions different from the statements and/or technical features set forth in this document shall immediately void any warranty granted by ST for the ST product or service described herein and shall not create or extend in any manner whatsoever, any liability of ST.

ST and the ST logo are trademarks or registered trademarks of ST in various countries.

Information in this document supersedes and replaces all information previously supplied.

The ST logo is a registered trademark of STMicroelectronics. All other names are the property of their respective owners.

© 2006 STMicroelectronics - All rights reserved

STMicroelectronics group of companies

Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan - Malaysia - Malta - Morocco - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States of America

[www.st.com](http://www.st.com)

