

64Mb H-die (x32) SDRAM Specification

Revision 1.4

August 2004

*Samsung Electronics reserves the right to change products or specification without notice.



Revision History

Revision 0.0 (June, 2003)

- Target spec First release.

Revision 0.1 (July, 2003)

- Delete speed 4.5ns.

Revision 0.2 (September, 2003)

- Preliminary spec release.

Revision 1.0 (November, 2003)

- Final spec release.

Revision 1.1 (December, 2003)

- Corrected typo.

Revision 1.2 (December, 2003)

- Modified load cap 50pF -> 30pF & Typo.

Revision 1.3 (February, 2004)

- Corrected typo.

Revision 1.4 (August, 2004)

- Corrected typo.

512K x 32Bit x 4 Banks SDRAM**FEATURES**

- JEDEC standard 3.3V power supply
- LVTTL compatible with multiplexed address
- Four banks operation
- MRS cycle with address key programs
 - CAS latency (2 & 3)
 - Burst length (1, 2, 4, 8 & Full page)
 - Burst type (Sequential & Interleave)
- All inputs are sampled at the positive going edge of the system clock.
- Burst read single-bit write operation
- DQM for masking
- Auto & self refresh
- 64ms refresh period(4K Cycle)

GENERAL DESCRIPTION


The K4S643232H is 67,108,864 bits synchronous high data rate Dynamic RAM organized as 4 x 524,288 words by 32 bits, fabricated with SAMSUNG's high performance CMOS technology. Synchronous design allows precise cycle control with the use of system clock. I/O transactions are possible on every clock cycle. Range of operating frequencies, programmable burst length and programmable latencies allow the same device to be useful for a variety of high bandwidth, high performance memory system applications.

Ordering Information


Part No.	Organization	Max Freq.	Interface	Package
K4S643232H-TC/L70	2Mb x 32	143MHz(CL=3)	LVTTL	86pin TSOP(II)
K4S643232H-TC/L60		166MHz(CL=3)		
K4S643232H-TC/L55		183MHz(CL=3)		
K4S643232H-TC/L50		200MHz(CL=3)		

Organization	Row Address	Column Address
2Mx32	A0~A10	A0-A7

Row & Column address configuration

Package Physical Dimension**86Pin TSOP(II) Package Dimension**

FUNCTIONAL BLOCK DIAGRAM



SDRAM 64Mb H-die (x32)

CMOS SDRAM

PIN CONFIGURATION (Top view)

VDD	1	Vss	86
DQ0	2	DQ15	85
VDDQ	3	VssQ	84
DQ1	4	DQ14	83
DQ2	5	DQ13	82
VssQ	6	VDDQ	81
DQ3	7	DQ12	80
DQ4	8	DQ11	79
VDDQ	9	VssQ	78
DQ5	10	DQ10	77
DQ6	11	DQ9	76
VssQ	12	VDDQ	75
DQ7	13	DQ8	74
N.C	14	N.C	73
VDD	15	Vss	72
DQM0	16	DQM1	71
WE	17	N.C	70
CAS	18	N.C	69
RAS	19	CLK	68
CS	20	CKE	67
N.C	21	A9	66
BA0	22	A8	65
BA1	23	A7	64
A10/AP	24	A6	63
A0	25	A5	62
A1	26	A4	61
A2	27	A3	60
DQM2	28	DQM3	59
VDD	29	Vss	58
N.C	30	N.C	57
DQ16	31	DQ31	56
VssQ	32	VDDQ	55
DQ17	33	DQ30	54
DQ18	34	DQ29	53
VDDQ	35	VssQ	52
DQ19	36	DQ28	51
DQ20	37	DQ27	50
VssQ	38	VDDQ	49
DQ21	39	DQ26	48
DQ22	40	DQ25	47
VDDQ	41	VssQ	46
DQ23	42	DQ24	45
VDD	43	Vss	44

86Pin TSOP (II)
(400mil x 875mil)
(0.5 mm Pin pitch)

PIN FUNCTION DESCRIPTION

Pin	Name	Input Function
CLK	<i>System clock</i>	Active on the positive going edge to sample all inputs.
<u>CS</u>	<i>Chip select</i>	Disables or enables device operation by masking or enabling all inputs except CLK, CKE and DQM.
CKE	<i>Clock enable</i>	Masks system clock to freeze operation from the next clock cycle. CKE should be enabled at least one cycle prior to new command. Disables input buffers for power down mode.
A0 ~ A10	<i>Address</i>	Row/column addresses are multiplexed on the same pins. Row address : RA0 ~ RA10, Column address : CA0 ~ CA7
BA0,1	<i>Bank select address</i>	Selects bank to be activated during row address latch time. Selects bank for read/write during column address latch time.
<u>RAS</u>	<i>Row address strobe</i>	Latches row addresses on the positive going edge of the CLK with RAS low. Enables row access & precharge.
<u>CAS</u>	<i>Column address strobe</i>	Latches column addresses on the positive going edge of the CLK with CAS low. Enables column access.
<u>WE</u>	<i>Write enable</i>	Enables write operation and <u>row precharge</u> . Latches data in starting from CAS, WE active.
DQM0 ~ 3	<i>Data input/output mask</i>	Makes data output Hi-Z, tshz after the clock and masks the output. Blocks data input when DQM active.
DQ0 ~ 31	<i>Data input/output</i>	Data inputs/outputs are multiplexed on the same pins.
VDD/Vss	<i>Power supply/ground</i>	Power and ground for the input buffers and the core logic.
VDDQ/VSSQ	<i>Data output power/ground</i>	Isolated power supply and ground for the output buffers to provide improved noise immunity.
NC	<i>No Connection</i>	This pin is recommended to be left No connection on the device.

ABSOLUTE MAXIMUM RATINGS

Parameter	Symbol	Value	Unit
Voltage on any pin relative to Vss	V _{IN} , V _{OUT}	-1.0 ~ 4.6	V
Voltage on V _{DD} supply relative to Vss	V _{DD} , V _{DDQ}	-1.0 ~ 4.6	V
Storage temperature	T _{TG}	-55 ~ +150	°C
Power dissipation	P _D	1	W
Short circuit current	I _{OS}	50	mA

Note : Permanent device damage may occur if "ABSOLUTE MAXIMUM RATINGS" are exceeded.

Functional operation should be restricted to recommended operating condition.

Exposure to higher than recommended voltage for extended periods of time could affect device reliability.

DC OPERATING CONDITIONS

Recommended operating conditions (Voltage referenced to V_{SS} = 0V, T_A = 0 to 70°C)

Parameter	Symbol	Min	Typ	Max	Unit	Note
Supply voltage	V _{DD} , V _{DDQ}	3.0	3.3	3.6	V	
Input logic high voltage	V _{IH}	2.0	3.0	V _{DDQ} +0.3	V	1
Input logic low voltage	V _{IL}	-0.3	0	0.8	V	2
Output logic high voltage	V _{OH}	2.4	-	-	V	I _{OH} = -2mA
Output logic low voltage	V _{OL}	-	-	0.4	V	I _{OL} = 2mA
Input leakage current	I _{LI}	-10	-	10	uA	3

Notes : 1. V_{IH} (max) = 5.6V AC. The overshoot voltage duration is ≤ 3ns.

2. V_{IL} (min) = -2.0V AC. The undershoot voltage duration is ≤ 3ns.

3. Any input 0V ≤ V_{IN} ≤ V_{DDQ},

Input leakage currents include Hi-Z output leakage for all bi-directional buffers with Tri-State outputs.

CAPACITANCE (V_{DD} = 3.3V, T_A = 23°C, f = 1MHz, V_{REF} = 1.4V ± 200 mV)

Pin	Symbol	Min	Max	Unit
Clock	CCLK	-	4	pF
RAS, CAS, WE, CS, CKE, DQM	C _{IN}	-	4.5	pF
Address	C _{ADD}	-	4.5	pF
DQ ₀ ~ DQ ₃₁	C _{OUT}	-	6.5	pF

SDRAM 64Mb H-die (x32)

CMOS SDRAM

DC CHARACTERISTICS


(Recommended operating condition unless otherwise noted, TA = 0 to 70°C)

Parameter	Symbol	Test Condition	CAS Latency	Speed				Unit	Note
				50	55	60	70		
Operating Current (One Bank Active)	Icc1	Burst Length =1 tRC ≥ tRC(min), tCC ≥ tCC(min), Io = 0mA	3	140	140	130	130	mA	2
			2	110					
Precharge Standby Current in power-down mode	Icc2P	CKE ≤ VIL(max), tCC = 10ns			2			mA	
	Icc2PS	CKE & CLK ≤ VIL(max), tCC = ∞			2				
Precharge Standby Current in non power-down mode	Icc2N	CKE ≥ VIH(min), CS ≥ VIH(min), tCC = 10ns Input signals are changed one time during 30ns			12			mA	
	Icc2NS	CKE ≥ VIH(min), CLK ≤ VIL(max), tCC = ∞ Input signals are stable			7				
Active Standby Current in power-down mode	Icc3P	CKE ≤ VIL(max), tCC = 10ns			4			mA	
	Icc3PS	CKE ≤ VIL(max), tCC = ∞			4				
Active Standby Current in non power-down mode (One Bank Active)	Icc3N	CKE ≥ VIH(min), CS ≥ VIH(min), tCC = 10ns Input signals are changed one time during 30ns			40			mA	
	Icc3NS	CKE ≥ VIH(min), CLK ≤ VIL(max), tCC = ∞ Input signals are stable			35				
Operating Current (Burst Mode)	Icc4	Io = 0 mA, Page Burst All bank Activated, tCCD = tCCD(min)	3	170	160	150	140	mA	2
			2	120					
Refresh Current	Icc5	tRC ≥ tRC(min)	3	150	150	140	120	mA	3
			2	120					
Self Refresh Current	Icc6	CKE ≤ 0.2V	C	2				mA	4
			L	450					


- Notes :**
1. Unless otherwise notes, Input level is CMOS(VIH/VIL=VDDQ/VSSQ) in LVTTL.
 2. Measured with outputs open.
 3. Refresh period is 64ms.
 4. K4S643232H-TC
 5. K4S643232H-TL

AC OPERATING TEST CONDITIONS ($V_{DD} = 3.3V \pm 0.3V$, $T_A = 0$ to $70^\circ C$)

Parameter	Value	Unit
AC input levels (V_{ih}/V_{il})	2.4/0.4	V
Input timing measurement reference level	1.4	V
Input rise and fall time	$t_r/t_f = 1/1$	ns
Output timing measurement reference level	1.4	V
Output load condition	See Fig. 2	



(Fig. 1) DC output load circuit



(Fig. 2) AC output load circuit

OPERATING AC PARAMETER

(AC operating conditions unless otherwise noted)

Parameter	Symbol	50		55		60		70		Unit	Note
		Min	Max	Min	Max	Min	Max	Min	Max		
CLK cycle time	CAS	tcc	5	1000	5.5	1000	6	1000	7	ns	1
	CAS		10		10		10		10		
Row active to row active delay	t _{RRD(min)}			2						CLK	1
RAS to CAS delay	t _{RC} (min)	3	2	3	2	3	2	3	2	CLK	1
Row precharge time	t _{RP(min)}	3	2	3	2	3	2	3	2	CLK	1
Row active time	t _{RAS(min)}	8	5	7	5	7	5	7	5	CLK	1
	t _{RAS(max)}			100						us	
Row cycle time	t _{RC(min)}	11	7	10	7	10	7	10	7	CLK	1
Last data in to row precharge	t _{RD(min)}			2						CLK	2
Last data in to new col.address delay	t _{CD(min)}			1						CLK	2
Last data in to burst stop	t _{B(min)}			1						CLK	2
Col. address to col. address delay	t _{CCD(min)}			1						CLK	3
Mode Register Set cycle time	t _{MR(min)}			2						CLK	
Number of valid output data	CAS Latency=3			2						ea	4
	CAS Latency=2			1							

- Note :**
1. The minimum number of clock cycles is determined by dividing the minimum time required with clock cycle time and then rounding off to the next higher integer. Refer to the following ns-unit based AC table.
 2. Minimum delay is required to complete write.
 3. All parts allow every cycle column address change.
 4. In case of row precharge interrupt, auto precharge and read burst stop.

AC CHARACTERISTICS (AC operating conditions unless otherwise noted)

Parameter		Symbol	50		55		60		70		Unit	Note
			Min	Max	Min	Max	Min	Max	Min	Max		
CLK cycle time	CAS Latency=3	tcc	5	1000	5.5	1000	6	1000	7	1000	ns	1
	CAS Latency=2		10		10		10		10			
CLK to valid output delay	CAS Latency=3	tsAC	-	4.5	-	5.0	-	5.5	-	5.5	ns	1, 2
	CAS Latency=2		-	6	-	6	-	6	-	6		
Output data hold time		toH	2	-	2	-	2	-	2	-	ns	2
CLK high pulse width	CAS Latency=3	tCH	2	-	2	-	2.5	-	3	-	ns	3
	CAS Latency=2		3	-	3	-	3	-	3	-		
CLK low pulse width	CAS Latency=3	tCL	2	-	2	-	2.5	-	3	-	ns	3
	CAS Latency=2		3	-	3	-	3	-	3	-		
Input setup time	CAS Latency=3	tSS	1.5	-	1.5	-	1.5	-	1.75	-	ns	3
	CAS Latency=2		2.5	-	2.5	-	2.5	-	2.5	-		
Input hold time		tSH	1	-	1	-	1	-	1	-	ns	3
CLK to output in Low-Z		tSLZ	1	-	1	-	1	-	1	-	ns	2
CLK to output in Hi-Z	CAS latency=3	tSHZ	-	4.5	-	5.0	-	5.5	-	5.5	ns	-
	CAS latency=2		-	6	-	6	-	6	-	6		

- Note : 1. Parameters depend on programmed CAS latency.
 2. If clock rising time is longer than 1ns, $(tr/2-0.5)ns$ should be added to the parameter.
 3. Assumed input rise and fall time ($tr & tf$)=1ns.
 If $tr & tf$ is longer than 1ns, transient time compensation should be considered,
 i.e., $[(tr + tf)/2-1]ns$ should be added to the parameter.

SDRAM 64Mb H-die (x32)

CMOS SDRAM

SIMPLIFIED TRUTH TABLE

Command			CKEn-1	CKEn	CS	RAS	CAS	WE	DQM	BA0,1	A10/AP	A11, A9 ~ A0	Note	
Register	Mode register set		H	X	L	L	L	L	X	OP code			1,2	
Refresh	Auto refresh		H	H	L	L	L	H	X	X			3	
	Self refresh	Entry		L						X			3	
		Exit	L	H	L	H	H	H	X	X			3	
					H	X	X	X					3	
Bank active & row addr.			H	X	L	L	H	H	X	V	Row address			
Read & column address	Auto precharge disable		H	X	L	H	L	H	X	V	L	Column address	4	
	Auto precharge enable										H		4,5	
Write & column address	Auto precharge disable		H	X	L	H	L	L	X	V	L	Column address	4	
	Auto precharge enable										H		4,5	
Burst Stop			H	X	L	H	H	L	X	X			6	
Precharge	Bank selection		H	X	L	L	H	L	X	V	L	X		
	All banks									X	H			
Clock suspend or active power down	Entry	H	L	H	X	X	X		X	X				
				L	V	V	V			X				
Precharge power down mode	Entry	H	L	H	X	X	X	X	X	X				
				L	H	H	H			X				
DQM			H		X				V	X			7	
No operation command			H	X	H	X	X	X	X	X				
					L	H	H	H						

(V=Valid, X=Don't care, H=Logic high, L=Logic low)

Notes :1. OP Code : Operand code

A0 ~ A11 & BA0 ~ BA1 : Program keys. (@ MRS)

2. MRS can be issued only at all banks precharge state.

A new command can be issued after 2 CLK cycles of MRS.

3. Auto refresh functions are as same as CBR refresh of DRAM.

The automatical precharge without row precharge command is meant by "Auto".

Auto/self refresh can be issued only at all banks precharge state.

4. BA0 ~ BA1 : Bank select addresses.

If both BA0 and BA1 are "Low" at read, write, row active and precharge, bank A is selected.

If both BA0 is "Low" and BA1 is "High" at read, write, row active and precharge, bank B is selected.

If both BA0 is "High" and BA1 is "Low" at read, write, row active and precharge, bank C is selected.

If both BA0 and BA1 are "High" at read, write, row active and precharge, bank D is selected.

If A10/AP is "High" at row precharge, BA0 and BA1 is ignored and all banks are selected.

5. During burst read or write with auto precharge, new read/write command can not be issued.

Another bank read/write command can be issued after the end of burst.

New row active of the associated bank can be issued at tRP after the end of burst.

6. Burst stop command is valid at every burst length.

7. DQM sampled at positive going edge of a CLK and masks the data-in at the very CLK (Write DQM latency is 0), but makes Hi-Z state the data-out of 2 CLK cycles after. (Read DQM latency is 2)