# S72NS-N Based MCPs

Stacked Multi-Chip Product (MCP) MirrorBit<sup>™</sup> Flash Memory & DRAM 128 Mb (8 M x 16 bit)/256 Mb (16 M x 16 bit), 110nm CMOS 1.8 Volt-only, Multiplexed, Simultaneous Read/Write, Burst Mode Flash Memory and 128/256-Mb (8/16-M x 16-bit) DDR DRAM



**Data Sheet** 

ADVANCE INFORMATION

**Notice to Readers:** The Advance Information status indicates that this document contains information on one or more products under development at Spansion LLC. The information is intended to help you evaluate this product. Do not design in this product without contacting the factory. Spansion LLC reserves the right to change or discontinue work on this proposed product without notice.



## **Notice On Data Sheet Designations**

Spansion LLC issues data sheets with Advance Information or Preliminary designations to advise readers of product information or intended specifications throughout the product life cycle, including development, qualification, initial production, and full production. In all cases, however, readers are encouraged to verify that they have the latest information before finalizing their design. The following descriptions of Spansion data sheet designations are presented here to highlight their presence and definitions.

## **Advance Information**

The Advance Information designation indicates that Spansion LLC is developing one or more specific products, but has not committed any design to production. Information presented in a document with this designation is likely to change, and in some cases, development on the product may discontinue. Spansion LLC therefore places the following conditions upon Advance Information content:

"This document contains information on one or more products under development at Spansion LLC. The information is intended to help you evaluate this product. Do not design in this product without contacting the factory. Spansion LLC reserves the right to change or discontinue work on this proposed product without notice."

## **Preliminary**

The Preliminary designation indicates that the product development has progressed such that a commitment to production has taken place. This designation covers several aspects of the product life cycle, including product qualification, initial production, and the subsequent phases in the manufacturing process that occur before full production is achieved. Changes to the technical specifications presented in a Preliminary document should be expected while keeping these aspects of production under consideration. Spansion places the following conditions upon Preliminary content:

"This document states the current technical specifications regarding the Spansion product(s) described herein. The Preliminary status of this document indicates that product qualification has been completed, and that initial production has begun. Due to the phases of the manufacturing process that require maintaining efficiency and quality, this document may be revised by subsequent versions or modifications due to changes in technical specifications."

### Combination

Some data sheets will contain a combination of products with different designations (Advance Information, Preliminary, or Full Production). This type of document will distinguish these products and their designations wherever necessary, typically on the first page, the ordering information page, and pages with DC Characteristics table and AC Erase and Program table (in the table notes). The disclaimer on the first page refers the reader to the notice on this page.

## Full Production (No Designation on Document)

When a product has been in production for a period of time such that no changes or only nominal changes are expected, the Preliminary designation is removed from the data sheet. Nominal changes may include those affecting the number of ordering part numbers available, such as the addition or deletion of a speed option, temperature range, package type, or V<sub>IO</sub> range. Changes may also include those needed to clarify a description or to correct a typographical error or incorrect specification. Spansion LLC applies the following conditions to documents in this category:

"This document states the current technical specifications regarding the Spansion product(s) described herein. Spansion LLC deems the products to have been in sufficient production volume such that subsequent versions of this document are not expected to change. However, typographical or specification corrections, or modifications to the valid combinations offered may occur."

Questions regarding these document designations may be directed to your local AMD or Fujitsu sales office.

# S72NS-N Based MCPs

Stacked Multi-Chip Product (MCP) MirrorBit<sup>™</sup> Flash Memory & DRAM 128/256 Mb (8/16 M x 16 bit), II0nm CMOS I.8 Volt-only, Multiplexed, Simultaneous Read/Write, Burst Mode Flash Memory and I28/256-Mb (8/I6-M x I6-bit) DDR DRAM



Data Sheet ADVANCE INFORMATION

# **General Description**

This document contains information on the S72NS-N MCP product family. Refer to the S29NS-N data sheet (S29NS256/128N\_01, revision A4) for full electrical specifications of the Flash memory component. Refer to the DDR SDRAM Type 1 data sheet (revision A2) for full electrical specifications of the DDR SDRAM component. Refer to the DDR SDRAM Type 5 data sheet (revision A0) for full electrical specifications of the DDR SDRAM component

The S72NS Series is a product line of stacked Multi-Chip Product (MCP) products and consists of:

- One or more NS family multiplexed Flash memory die
- DDR DRAM

The products covered by this document are listed in the table below.

	DRAM Density			
Flash Density	128 Mb	256 Mb		
128 Mb	S72NS128ND0	S72NS256ND0		
256 Mb	S72NS256ND0			
512 Mb	S72NS512ND0	S72NS512NE0		

## **Distinctive Characteristics**

### **MCP Features**

- Power supply voltage of 1.7 V to 1.95 V
- Burst Speeds
  - Flash = 66 MHz, 80 MHz
  - DRAM = 133 MHz

- Packages, 133-ball FBGA
  - 11.0 x 10.0 x 1.0 mm
  - 8.0 x 8.0 x 1.0 mm
- Operating Temperature of 25°C to +85°C

# **Product Selector Guide**

Device- Model#	Flash Density	DRAM Density	Flash Speed (MHz)	DRAM Speed (MHz)	Supplier	Package		
S72NS256ND0-7K			66					
S72NS256ND0-7J	256 Mb	128 Mb	80			NLC133,		
S72NS256ND0-73	250 IVID	120 IVID	66		DRAM	11x10mm		
S72NS256ND0-72			80	133	Type 5			
S72NS128ND0-1K		128 Mb	66	155	DRAM			
S72NS128ND0-1J	128 Mb		80	Ì	Type 1 NLI	NLE133,		
S72NS128ND0-13		120 IVID	120 IVID	120 IVID	66		DRAM	8x8mm
S72NS128ND0-12	1		80		Type 5			
S72NS512ND0-7K	512 Mb		512 Mb 128 Mb	66		DRAM		
S72NS512ND0-7J		128 Mh		128 Mb	80		Type 1	
S72NS512ND0-73		312 IVID			66		DRAM	
S72NS512ND0-72			80	133	Type 5 MTA1	MTA133		
S72NS512NE0-7K	512 Mb			66	133	DRAM	11x10mm	
S72NS512NE0-7J		256 Mb	80		Type 1			
S72NS512NE0-73		250 MD	66		DRAM			
S72NS512NE0-72			80		Type 5			

Publication Number S72NSI28\_256ND0\_00 Revision B Amendment I Issue Date November 9, 2005

This document contains information on one or more products under development at Spansion LLC. The information is intended to help you evaluate this product. Do not design in this product without contacting the factory. Spansion LLC reserves the right to change or discontinue work on this proposed product without notice.




# **C**ontents

ı	MC	P Block Diagrams	3
2	Cor	nnection Diagrams	4
	2.1	256 Mb Flash + I28 Mb DDR SDRAM Pinout	
	2.2	5I2 Mb Flash + I28 Mb DDR SDRAM Pinout.	
	2.3	5I2 Mb Flash + 256 Mb DDR SDRAM Pinout	6
	2.4	128 Mb Flash + 128 Mb DDR SDRAM Pinout.	
3	Inp	ut/Output Descriptions	
4	Ord	dering Information	9
5	Phy	rsical Dimensions	. 10
	_	NLCI33—I33-ball Fine-Pitch Ball Grid Array (FBGA)	
		II.0 x I0.0 x I.0 mm MCP Package	10
	5.2	NLEI33—I33-ball Fine-Pitch Ball Grid Array (FBGA)	
		8.0 x 8.0 x 1.0 mm MCP Package	1
	5.3	MTAI33—I33-ball Fine-Pitch Ball Grid Array (FBGA)	
		10.0 x II.0 x I.0 mm MCP Package	12
6	Rev	rision Summary	



# I MCP Block Diagrams



### Notes:

- 1. Amax indicates highest address bit for memory component:
  - a. Amax = A23 for NS256N, A22 for NS128N
  - b. Amax = A11 for 128 Mb DDR DRAM, A12 for 256-Mb DDR DRAM
- 2. For Flash, A0 A15 is tied to DQ0 DQ15.
- 3. For the NS512N, two NS-N devices are included. All signals are common to both except for CE#. F-CE# becomes F1-CE#, while the CE# for the second flash is F2-CE#. This way, the two NS-N devices are separately accessed.

Figure I.I. MCP Block Diagram



# 2 Connection Diagrams

## 2.I 256 Mb Flash + I28 Mb DDR SDRAM Pinout




Figure 2.I. 133-ball Fine-Pitch Ball Grid Array, 256 Mb Flash + 128 Mb DDR DRAM



## 2.2 512 Mb Flash + 128 Mb DDR SDRAM Pinout




Figure 2.2. I33-ball Fine-Pitch Ball Grid Array, 512 Mb Flash + I28 Mb DDR DRAM



## 2.3 512 Mb Flash + 256 Mb DDR SDRAM Pinout




Figure 2.3. I33-ball Fine-Pitch Ball Grid Array, 512 Mb Flash + 256 Mb DDR DRAM



## 2.4 I28 Mb Flash + I28 Mb DDR SDRAM Pinout




Figure 2.4. 133-ball Fine-Pitch Ball Grid Array, 128 Mb Flash + 128 Mb DDR DRAM




# 3 Input/Output Descriptions

•	•	
A23 – A0	=	Flash Address inputs
DQ15 - DQ0	=	Flash Data input/output
F-CE#	=	Flash Chip-enable input. Asynchronous relative to CLK for Burst Mode
F-OE#	=	Flash Output Enable input. Asynchronous relative to CLK for Burst mode.
F-WE#	=	Flash Write Enable input
F-V <sub>CC</sub>	=	Flash device power supply (1.7 V to 1.95 V)
F-V <sub>CCQ</sub>	=	Flash Input/Output Buffer power supply
F-V <sub>SS</sub>	=	Flash Ground
F-RDY	=	Flash ready output. Indicates the status of the Burst read. $V_{OL} = data$ invalid. $V_{OH} = data$ valid.
F-CLK	=	Flash Clock. The first rising edge of CLK in conjunction with AVD# low latches the address input and activates burst mode operation. After the initial word is output, subsequent rising edges of CLK
		increment the internal address counter. CLK should remain low during asynchronous access.
F-AVD#	=	Flash Address Valid input. Indicates to device that the valid address is present on the address inputs. $V_{IL} =$ for asynchronous mode, indicates valid address; for burst mode, causes starting address to be latched on rising edge of CLK. $V_{IH} =$ device ignores address inputs
F-RST#	=	Flash hardware reset input. V <sub>IL</sub> = device resets and returns to reading array data
F-WP#	=	Flash hardware write protect input. $V_{IL}$ = disables program and erase functions in the four outermost sectors
F-V <sub>PP</sub>	=	Flash accelerated input. At $V_{HH}$ , accelerates programming; automatically places device in unlock bypass mode. At $V_{IL}$ , disables all program and erase functions. Should be at $V_{IH}$ for all other conditions.
D-A11 – D-A0	=	DRAM Address inputs.
D-DQ15 – D-DQ0	=	DRAM Data input/output
D-CLK	=	DRAM System Clock
D-CE#	=	DRAM Chip Select
D-CKE	=	DRAM Clock Enable
D-BA1 – BA0	=	DRAM Bank Select
D-RAS#	=	DRAM Row Address Strobe
D-CAS#	=	DRAM Column Address Strobe
D-DM1 – D-DM0	=	DRAM Data Input/Output Mask
D-WE#	=	DRAM Write Enable input
$D-V_{SS}$	=	DRAM Ground
D-V <sub>SSQ</sub>	=	DRAM Input/Output Buffer ground
D-V <sub>CCQ</sub>	=	DRAM Input/Output Buffer power supply
D-V <sub>CC</sub>	=	DRAM device power supply
D-UDQS	=	DRAM Upper Data Strobe, output with read data and input with write data
D-LDQS	=	DRAM Lower Data Strobe, output with read data and input with write data
D-CLK#	=	DDR Clock for negative edge of CLK
RFU	=	Reserved for Future Use
NC	=	No Connect. Can be connected to ground or left floating.
D-TEST	=	Internal Test mode pin for DDR DRAM only. Do not apply any signal on this pin. Can be connected to ground or left floating.



# 4 Ordering Information

The order number (Valid Combination) is formed by the following:



S72NS Multi-Chip Product (MCP)
1.8 V Multiplexed, SRW, Burst Mode Flash and DDR DRAM on Split Bus

	Valid Combinations								
Product Family	Code Flash Density (Mb)	Process Technology	DRAM Density (Mb)	Package Type/ Marking/ Material	Temperature Range	Package Modifier	Model Number	Packing Type	
	128		D0	AF, AJ		1			
S72NS	256	N	БО	AI, AJ	ΑΙ, Α	W	7	K, J, 2, 3	0, 2, 3
	512		E0	ZJ		,			

### Notes:

- 1. Packing Type 0 is standard. Specify other options as required.
- BGA package marking omits leading "S" and packing type designator from ordering part number.

### **Valid Combinations**


Valid Combinations list configurations planned to be supported in volume for this device. Consult your local sales office to confirm availability of specific valid combinations and to check on newly released combinations.




### **Physical Dimensions** 5

DAOKAOE

## NLCI33—I33-ball Fine-Pitch Ball Grid Array (FBGA) **5.**I II.0 x I0.0 x I.0 mm MCP Package





**BOTTOM VIEW** 

PACKAGE		NLC 133		
JEDEC	N/A			
DxE	11.0 mm x 10.00 mm PACKAGE			
SYMBOL	MIN	NOM	MAX	NOTE
Α	0.90	1.00	1.10	PROFILE
A1	0.20	0.25	0.30	BALL HEIGHT
A2	0.70	0.76	0.82	BODY THICKNESS
D	10.9	11.0	11.1	BODY SIZE
E	9.9 10.0 10.1			BODY SIZE
D1		6.50 BSC.		MATRIX FOOTPRINT
E1		6.50 BSC.		MATRIX FOOTPRINT
MD		14		MATRIX SIZE D DIRECTION
ME		14		MATRIX SIZE E DIRECTION
n		133		BALL COUNT
Øb	0.25	0.30	0.35	BALL DIAMETER
eЕ		0.50 BSC.		BALL PITCH
eD	0.50 BSC			BALL PITCH
SD/SE	0.25 BSC.			SOLDER BALL PLACEMENT
	G4-G	11, E4-E11, F 11, H4-H11, ( (4-K11, L4-L1	J4-J11	DEPOPULATED SOLDER BALLS

### NOTES:

- DIMENSIONING AND TOLERANCING METHODS PER ASME Y14.5M-1994
- 2. ALL DIMENSIONS ARE IN MILLIMETERS.
- BALL POSITION DESIGNATION PER JESD 95-1, SPP-010.
- e REPRESENTS THE SOLDER BALL GRID PITCH.
- SYMBOL "MD" IS THE BALL MATRIX SIZE IN THE "D" DIRECTION.

SYMBOL "ME" IS THE BALL MATRIX SIZE IN THE "E" DIRECTION.

n IS THE NUMBER OF POPULTED SOLDER BALL POSITIONS FOR MATRIX SIZE MD X ME.

6 DIMENSION "b" IS MEASURED AT THE MAXIMUM BALL DIAMETER IN A PLANE PARALLEL TO DATUM C.

√
↑ SD AND SE ARE MEASURED WITH RESPECT TO DATUMS A AND B AND DEFINE THE POSITION OF THE CENTER SOLDER BALL IN THE OUTER ROW.

WHEN THERE IS AN ODD NUMBER OF SOLDER BALLS IN THE OUTER ROW SD OR SE = 0.000

WHEN THERE IS AN EVEN NUMBER OF SOLDER BALLS IN THE OUTER ROW, SD OR SE = e/2

"+" INDICATES THE THEORETICAL CENTER OF DEPOPULATED


N/A


A1 CORNER TO BE IDENTIFIED BY CHAMFER, LASER OR INK MARK, METALLIZED MARK INDENTATION OR OTHER MEANS.


3436 \ 16-039.22 \ 12.09.04



## **5.2** NLEI33—I33-ball Fine-Pitch Ball Grid Array (FBGA) 8.0 x 8.0 x I.0 mm MCP Package







**BOTTOM VIEW** 

PACKAGE	NLE 133			
JEDEC	N/A			
DxE	8.00 mm x 8.00 mm PACKAGE			NOTE
SYMBOL	MIN	NOM	MAX	
Α	0.90	1.00	1.10	PROFILE
A1	0.20	0.25	0.30	BALL HEIGHT
A2	0.70	0.76	0.82	BODY THICKNESS
D	7.90	8.00	8.10	BODY SIZE
Е	7.90 8.00 8.1		8.10	BODY SIZE
D1		6.50 BSC.		MATRIX FOOTPRINT
E1		6.50 BSC.		MATRIX FOOTPRINT
MD		14		MATRIX SIZE D DIRECTION
ME		14		MATRIX SIZE E DIRECTION
n		133		BALL COUNT
Øb	0.25	0.30	0.35	BALL DIAMETER
eЕ		0:50 BSC.		BALL PITCH
eD		0.50 BSC		BALL PITCH
SD / SE		0.25 BSC.		SOLDER BALL PLACEMENT
	,	4-E11,F4-F1 J4-J11,K4-K1	, -	DEPOPULATED SOLDER BALLS

## NOTES:

- DIMENSIONING AND TOLERANCING METHODS PER ASME Y14.5M-1994.
- ALL DIMENSIONS ARE IN MILLIMETERS.
- BALL POSITION DESIGNATION PER JESD 95-1
- 4. e REPRESENTS THE SOLDER BALL GRID PITCH.
- SYMBOL "MD" IS THE BALL MATRIX SIZE IN THE "D" DIRECTION.

SYMBOL "ME" IS THE BALL MATRIX SIZE IN THE "E" DIRECTION.

n IS THE NUMBER OF POPULTED SOLDER BALL POSITIONS FOR MATRIX SIZE MD X ME.

DIMENSION "b" IS MEASURED AT THE MAXIMUM BALL DIAMETER IN A PLANE PARALLEL TO DATUM C.

SD AND SE ARE MEASURED WITH RESPECT TO DATUMS A AND B AND DEFINE THE POSITION OF THE CENTER SOLDER BALL IN THE OUTER ROW.

WHEN THERE IS AN ODD NUMBER OF SOLDER BALLS IN THE OUTER ROW SD OR SE = 0.000.

WHEN THERE IS AN EVEN NUMBER OF SOLDER BALLS IN THE OUTER ROW, SD OR SE =  $\boxed{\rm e/2}$ 


"+" INDICATES THE THEORETICAL CENTER OF DEPOPULATED

A1 CORNER TO BE IDENTIFIED BY CHAMFER, LASER OR INK MARK, METALLIZED MARK INDENTATION OR OTHER MEANS.

3513 \ 16-038.22 \ 08.09.05



# 5.3 MTAI33—I33-ball Fine-Pitch Ball Grid Array (FBGA) 10.0 x 11.0 x 1.0 mm MCP Package



PACKAGE		MTA 133		
JEDEC	N/A			
DXE	11.00 mm x 10.00 mm PACKAGE			
SYMBOL	MIN	NOM	MAX	NOTE
Α			1.30	PROFILE
A1	0.20			BALL HEIGHT
A2	0.91		1.06	BODY THICKNESS
D		11.00 BSC.		BODY SIZE
Е		10.00 BSC.		BODY SIZE
D1	6.50 BSC.			MATRIX FOOTPRINT
E1		6.50 BSC.		MATRIX FOOTPRINT
MD		14		MATRIX SIZE D DIRECTION
ME		14		MATRIX SIZE E DIRECTION
n		133		BALL COUNT
N		133		MAXIMUM NUMBER OF BALLS
R		. 2		NUMBER OF LAND PERIMETERS
Øb	0.25 0.30 0.35		0.35	BALL DIAMETER
eE	0.50 BSC.			BALL PITCH
eD	0.50 BSC			BALL PITCH
SE SD	0.25 BSC.			SOLDER BALL PLACEMENT
	4L ~ 4E, 5L ~ 5D, 6L ~ 6D, 7L ~ 7D, 8L ~ 8D, 9L ~ 9D, 10L ~ 10D, 11L ~ 11D			DEPOPULATED SOLDER BALL

#### NOTES:

- DIMENSIONING AND TOLERANCING METHODS PER ASME Y14.5M-1994.
- 2. ALL DIMENSIONS ARE IN MILLIMETERS.
- 3. BALL POSITION DESIGNATION PER JEP95, SECTION 3.0, SPP-010.
- 4. @ REPRESENTS THE SOLDER BALL GRID PITCH.
- SYMBOL "MD" IS THE BALL MATRIX SIZE IN THE "D" DIRECTION.

SYMBOL "ME" IS THE BALL MATRIX SIZE IN THE "E" DIRECTION.

 $\ensuremath{\mathsf{n}}$  IS THE NUMBER OF POPULTED SOLDER BALL POSITIONS FOR MATRIX SIZE MD X ME.

DIMENSION "b" IS MEASURED AT THE MAXIMUM BALL DIAMETER IN A PLANE PARALLEL TO DATUM C.

DATUM C IS THE SEATING PLANE AND IS DEFINED BY THE CROWNS OF THE SOLDER BALLS.

SD AND SE ARE MEASURED WITH RESPECT TO DATUMS A AND B AND DEFINE THE POSITION OF THE CENTER SOLDER BALL IN THE OUTER ROW.

WHEN THERE IS AN ODD NUMBER OF SOLDER BALLS IN THE OUTER ROW SD OR SE = 0.000.

WHEN THERE IS AN EVEN NUMBER OF SOLDER BALLS IN THE OUTER ROW, SD OR SE =  $\boxed{e/2}$ 

- 8. "+" INDICATES THE THEORETICAL CENTER OF DEPOPULATED BALLS.
- 41 CORNER TO BE IDENTIFIED BY CHAMFER, LASER OR INK MARK, METALLIZED MARK INDENTATION OR OTHER MEANS.
- 10. OUTLINE AND DIMENSIONS PER CUSTOMER REQUIREMENT.

3529 / 16.038 / 11.08.05



# 6 Revision Summary

## **MCP** Revision History

Revision A0 (January 3, 2005)

Initial release.

**Revision A1 (April 25, 2005)** 

Global

Updated the flash module

Updated the SDRAM Type 1 module

Revision A2 (May 20, 2005)

Global

Data sheet format modularized.

**Distinctive Characteristics** 

Package description changed from 10.0 x 11.0 x 1.0 to 11.0 x 10.0 x 1.0

**MCP Block Diagrams** 

Changed the F-ACC signal to F-VPP

Changed the ACC description to VPP

**Connection Diagrams** 

Changed the F-ACC pin to F-VPP

Input/Output Descriptions

Updated description for F-RDY

Changed the F-ACC description to F-VPP

Updated description for NC and D-TEST

Product Revision Identification

New section added.

Revision B0 (August 15, 2005)

Global

Data sheet revised to include 128/128 MCP details.

**Distinctive Characteristics** 

Package description changed to include new 128/128 MCP details and update the Product Selector Guide table.

**Connection Diagrams** 

New 128 Mb Flash + 128 Mb DDR SDRAM Pinout added.

**Ordering Information** 

New valid combinations added to the table.

**Physical Dimensions** 

New illustration for 8.0 x 8.0 x 1.0 mm MCP Package added.



## Revision B1 (November 9, 2005)

## Added DDR DRAM Type 5 Information

Updated General Description, Product Selector Guide, Ordering Information, and Valid Combinations with DDR DRAM Type 5 Information.

### S29NS-N Flash Module

Removed all of the Revision Summary except for A4 (request from customer).

## SDRAM (Micron) Revision Summary

Removed all of the Revision Summary except for A1 (request from customer).

## SDRAM (Elpida) Revision Summary

New SDRAM to be added to MCP

## S29NS-N Revision Summary

## Revision A4 Flash Module (April 21, 2005)

## **Global Changes**

Removed all ordering options and package information listed in revision A4 of the discrete data sheet.

Removed 54 MHz speed option.

Changed ACC to V<sub>PP.</sub>

### **Read Access Times**

Removed burst access for 54MHz.

Defined asynchronous random access and synchronous random access to 80 ns for all speed options.

### **DC Characteristics**

CMOS Compatible Table.

Updated  $I_{CC3}$  and  $I_{CC6}$  values from 40  $\mu A$  to 70  $\mu A$ .

## **SDRAM Type I Revision Summary**

## Revision A2 (November 1, 2005)

### **Features**

Changed V<sub>DD</sub>/V<sub>DDQ</sub> range from 1.7 V-1.9 V to 1.7 V-1.95 V

Indicated temperature range (-40°C to 85°C)

## Stopping the External Clock

Removed information that limited the rate of frequency change.

## **IDD Specifications and Conditions table**

Specifications and conditions updated.

### Electrical Characteristics and Recommended AC Operating Conditions table

Removed  $t_{\mbox{\scriptsize REFC}}$  parameter

## **SDRAM Type 5 Revision Summary**

### Revision A0 (September 30, 2005)

Initial release. New SDRAM module.



### Colophon

The products described in this document are designed, developed and manufactured as contemplated for general use, including without limitation, ordinary industrial use, general office use, personal use, and household use, but are not designed, developed and manufactured as contemplated (I) for any use that includes fatal risks or dangers that, unless extremely high safety is secured, could have a serious effect to the public, and could lead directly to death, personal injury, severe physical damage or other loss (i.e., nuclear reaction control in nuclear facility, aircraft flight control, air traffic control, mass transport control, medical life support system, missile launch control in weapon system), or (2) for any use where chance of failure is intolerable (i.e., submersible repeater and artificial satellite). Please note that Spansion will not be liable to you and/or any third party for any claims or damages arising in connection with abovementioned uses of the products. Any semiconductor devices have an inherent chance of failure. You must protect against injury, damage or loss from such failures by incorporating safety design measures into your facility and equipment such as redundancy, fire protection, and prevention of over-current levels and other abnormal operating conditions. If any products described in this document represent goods or technologies subject to certain restrictions on export under the Foreign Exchange and Foreign Trade Law of Japan, the US Export Administration Regulations or the applicable laws of any other country, the prior authorization by the respective government entity will be required for export of those products.

### Trademarks and Notice

The contents of this document are subject to change without notice. This document may contain information on a Spansion product under development by Spansion. Spansion reserves the right to change or discontinue work on any product without notice. The information in this document is provided as is without warranty or guarantee of any kind as to its accuracy, completeness, operability, fitness for particular purpose, merchantability, non-infringement of third-party rights, or any other warranty, express, implied, or statutory. Spansion assumes no liability for any damages of any kind arising out of the use of the information in this document.

Copyright © 2005 Spansion. All rights reserved. Spansion, the Spansion logo, MirrorBit, combinations thereof, and ExpressFlash are trademarks of Spansion. Other company and product names used in this publication are for identification purposes only and may be trademarks of their respective companies.